Array substrate, PSAV liquid crystal display panel and manufacturing method thereof
US-9299299-B2 · Mar 29, 2016 · US
US2016140935A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016140935-A1 |
| Application number | US-201514711282-A |
| Country | US |
| Kind code | A1 |
| Filing date | May 13, 2015 |
| Priority date | Nov 13, 2014 |
| Publication date | May 19, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display device includes signal lines comprising gate lines and data lines, wherein a respective data line is disposed to intersect with the gate lines. The display device further includes a repair line and a switch configured to electrically connect the repair line to a signal line, wherein a defective signal line can be electrically connected to the repair line.
Opening claim text (preview).
What is claimed is: 1 . A display device comprising: signal lines, comprising: gate lines; and data lines, wherein a respective data line is disposed to intersect with the gate lines; a repair line; and a switch configured to electrically connect the repair line to a signal line, wherein a defective signal line can be electrically connected to the repair line. 2 . The display device of claim 1 , further comprising a timing controller configured to output a switching control signal in response to a test signal received from outside the display device, wherein the switch is turned on according to an activation state of the switching control signal. 3 . The display device of claim 2 , wherein the test signal comprises information to identify at least one of the defective signal line, the repair line, and the switch. 4 . The display device of claim 2 , wherein the timing controller is configured to perform a control operation to activate the switch to connect the defective signal line to the repair line. 5 . The display device of claim 1 , further comprising a plurality of repair lines, wherein the number of repair lines corresponds to a number of defective signal lines. 6 . The display device of claim 1 , further comprising a plurality of switches, wherein the number of switches corresponds to the number of data lines. 7 . The display device of claim 1 , wherein the switch is a portion of a data driver circuit. 8 . The display device of claim 7 , wherein the defective signal line is a data line, and wherein the defective data line comprises a first line portion and a second line portion disconnected from each other. 9 . The display device of claim 8 , wherein the data driver circuit further comprises an output buffer unit outputting a plurality of data voltages for displaying an image. 10 . The display device of claim 9 , wherein the data driver circuit further comprises: a driving line electrically connecting the first line portion to the output buffer unit; a first switch line connecting the driving line and the switch; and a second switch line electrically connecting the repair line and the switch, wherein the second line portion is connected to the repair line. 11 . The display device of claim 10 , wherein the driving line is electrically connected to the first line portion. 12 . The display device of claim 8 , wherein the second line portion is electrically connected to the repair line. 13 . The display device of claim 1 , wherein the display device includes a display area where the signal lines are disposed and a non-display area and wherein the repair line is disposed in the non-display area. 14 . The display device of claim 1 , further comprising the switch is a portion of a gate driver circuit, wherein the defective line is a gate line and wherein the switch electrically connects the defective gate line to the repair line.
for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix {no fixed position being assigned to or needed to be assigned to the individual characters or partial characters} · CPC title
Test circuits or failure detection circuits included in a display system, as permanent part thereof · CPC title
Timing circuits for raster scan displays (specially adapted for television H04N {; synchronisation between the display unit and other display units, videodisc player G09G5/12}) · CPC title
Fault-tolerant or redundant circuits, or circuits in which repair of defects is prepared · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.