Indirect regulation of output current in power converter

US2016134182A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016134182-A1
Application numberUS-201514678821-A
CountryUS
Kind codeA1
Filing dateApr 3, 2015
Priority dateNov 7, 2014
Publication dateMay 12, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A controller includes a multiplier block that is coupled to receive an input voltage signal, an input current signal, and an output voltage signal that are representative of a power conversion system. The multiplier block outputs a multiplier block output signal responsive to a product of the input voltage signal and the input current signal divided by the output voltage signal. A signal discriminator outputs a error signal responsive to the multiplier block output signal. The error signal is representative of a difference between a portion of the multiplier block output signal that is greater than a reference signal and a portion of the multiplier block output signal that is less than or equal to the reference signal. A switch controller generates a drive signal responsive to the error signal to control switching of a power switch to regulate an average output current of the power conversion system.

First claim

Opening claim text (preview).

What is claimed is: 1 . A controller for use in a power conversion system, comprising: a multiplier block coupled to receive an input voltage signal representative of a sensed input voltage of the power conversion system, an input current signal representative of a sensed input current of the power conversion system, and an output voltage signal representative of a sensed output voltage of the power conversion system, wherein the multiplier block is coupled to output a multiplier block output signal responsive to a product of the input voltage signal and the input current signal divided by the output voltage signal; a signal discriminator coupled to output an error signal in response to the multiplier block output signal, wherein the error signal is representative of a difference between a portion of the multiplier block output signal that is greater than a reference signal and a portion of the multiplier block output signal that is less than or equal to the reference signal; and a switch controller coupled to generate a drive signal in response to the error signal to control switching of a power switch of the power conversion system to regulate an average output current of the power conversion system. 2 . The controller of claim 1 wherein a low pass filter is coupled between the multiplier block and the signal discriminator, wherein the low pass filter is coupled to generate a filtered multiplier block output signal in response to the multiplier block output signal, wherein the switch controller is coupled to receive the filtered multiplier block output signal. 3 . The controller of claim 1 wherein the sensed input voltage is a rectified line voltage coupled to be received from a rectifier, wherein the signal discriminator is coupled to update the error signal every half line cycle of the rectified line voltage. 4 . The controller of claim 1 wherein the signal discriminator comprises: a comparator having a first input coupled to receive the reference signal, and a second input coupled to receive a filtered multiplier block output signal representation of the multiplier block output signal; a counter coupled to an output of the comparator, wherein the counter is coupled to be incremented or decremented in response to the output of the comparator; and an output count buffer coupled to receive a count signal from an output of the counter, wherein the output count buffer coupled to store the count signal and update the error signal in response to the stored count signal. 5 . The controller of claim 4 wherein the comparator is coupled to increment the counter in response to the filtered multiplier block output signal being greater than the reference signal, and wherein the comparator is coupled to decrement the counter in response to the filtered multiplier block output signal being less than or equal to the reference signal. 6 . The controller of claim 4 wherein the error signal is a binary number. 7 . The controller of claim 4 wherein the signal discriminator further comprises: a timer coupled to generate a timer signal having a timer period substantially equal to a half line cycle time of a rectified line voltage coupled to be received from a rectifier from which the sensed input voltage is coupled to be sensed, wherein the timer signal is coupled to be received at a reset input of the counter, and wherein the timer signal is further coupled to be received at a gate input of the output count buffer; and a clock coupled to generate a clock signal coupled to clock the counter, wherein the counter is coupled to be incremented or decremented in response to the output of the comparator and in response to the clock signal from the clock. 8 . The controller of claim 7 wherein a clock period of the clock signal is substantially less than the timer period of the timer signal. 9 . The controller of claim 7 wherein the output count buffer is coupled to store the count signal and update the error signal every half line cycle of the rectified line voltage in response to the timer signal. 10 . The controller of claim 9 wherein the error signal is substantially equal to a difference between a duration of time that the filtered multiplier block output signal that is greater than the reference signal and a duration of time that the filtered multiplier block output signal that is less than or equal to the reference signal for every half line cycle of the rectified line voltage. 11 . The controller of claim 1 wherein the switch controller is further coupled to receive a switch current sense signal representative of a switch current through the power switch, wherein the switch controller is further coupled to generate the drive signal in response to the error signal and the switch current sense signal to control switching of the power switch of the power conversion system to regulate the average output current of the power conversion system. 12 . The controller of claim 1 wherein a load to be coupled to an output of the power conversion system includes a light emitting diode, wherein the switch controller coupled to generate the drive signal in response to the error signal to control switching of the power switch of the power conversion system to regulate the average output current through the load. 13 . The controller of claim 1 wherein the multiplier block is coupled to receive the output voltage signal from a sense winding of an energy transfer element of the power conversion system, wherein the switch controller is coupled to generate the drive signal to control switching of the power switch to control a transfer of energy through the energy transfer element to regulate the average output current of the power conversion system. 14 . The controller of claim 13 wherein the energy transfer element comprises coupled inductors including the sense winding coupled to the multiplier block, and an inductor coupled to the power switch. 15 . A method for regulating an average output current through a load coupled to an output of a power conversion system, comprising: resetting a count signal of a counter at a beginning of every half line cycle of a rectified line voltage received at an input of the power conversion system; repeating during every half line cycle: sensing a rectified input voltage of the power conversion system; sensing an input current of the power conversion system; sensing an output voltage of the power conversion system; multiplying the rectified input voltage, the input current, and a reciprocal of the output voltage to determine a multiplier block output signal; low pass filtering the multiplier block output signal; comparing the filtered multiplier block output signal with a reference signal; incrementing the counter if the filtered multiplier block output signal is greater than the reference signal; and decrementing the counter if the filtered multiplier block output signal is less than or equal to the reference signal; updating an error signal to equal the count signal at an end of every half line cycle; and switching a power switch of the power conversion system in response to the error signal to control a transfer energy from the input of the power conversion system to the load coupled to the output of the power conversion system. 16 . The method of claim 15 further comprising: receiving a switch current sense signal representative of a switch current through the power switch; and switching the power switch of the power conversion system in response to the error signal and the switch current sense signal to control the transfer energy f

Assignees

Inventors

Classifications

  • using discharge tubes without control electrode or semiconductor devices without control electrode to produce the intermediate AC · CPC title

  • H02M1/00Primary

    Details of apparatus for conversion · CPC title

  • Electricity · mapped topic

  • Conversion of DC power input into DC power output · CPC title

  • Devices or circuits for detecting current in a converter · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016134182A1 cover?
A controller includes a multiplier block that is coupled to receive an input voltage signal, an input current signal, and an output voltage signal that are representative of a power conversion system. The multiplier block outputs a multiplier block output signal responsive to a product of the input voltage signal and the input current signal divided by the output voltage signal. A signal discri…
Who is the assignee on this patent?
Power Integrations Inc
What technology area does this patent fall under?
Primary CPC classification H02M1/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu May 12 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).