Capacitor and semiconductor device including the same
US-2024387608-A1 · Nov 21, 2024 · US
US2016118458A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016118458-A1 |
| Application number | US-201514983157-A |
| Country | US |
| Kind code | A1 |
| Filing date | Dec 29, 2015 |
| Priority date | May 7, 2014 |
| Publication date | Apr 28, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Embodiments of the present invention provide improved metal-insulator-metal (MIM) capacitors. In embodiments, series resistance is reduced by forming a via underneath the bottom plate of a MIM capacitor, leading to a metallization layer or intermediate metal sublayer. In embodiments, the MIM capacitor is formed with a corrugated shape to increase the plate surface area, allowing a thicker dielectric to be used, thereby mitigating leakage issues.
Opening claim text (preview).
What is claimed is: 1 . A semiconductor structure comprising: a first metallization layer; an interlevel dielectric layer disposed on the first metallization layer; a second metallization layer disposed on the interlevel dielectric layer; a metal-insulator-metal (MIM) capacitor disposed within the interlevel dielectric layer, the MIM capacitor having a first plate, a capacitor dielectric layer, and a second plate, wherein the capacitor dielectric layer is disposed between the first plate and the second plate; a via from the second plate to a metal region within the first metallization layer; a via from the first plate to the second metallization layer; and a via from the metal region to the second metallization layer. 2 . The semiconductor structure of claim 1 , wherein the metal region within the first metallization layer is comprised of copper. 3 . The semiconductor structure of claim 1 , wherein the first plate and second plate are comprised of titanium nitride. 4 . The semiconductor structure of claim 1 , wherein the first plate and second plate are comprised of boron-doped titanium nitride. 5 . The semiconductor structure of claim 1 , wherein the first plate and second plate are comprised of tantalum nitride. 6 . The semiconductor structure of claim 1 , wherein the capacitor dielectric layer comprises hafnium oxide. 7 . The semiconductor structure of claim 1 , wherein the capacitor dielectric layer comprises aluminum oxide. 8 . The semiconductor structure of claim 1 , wherein the capacitor dielectric layer comprises tantalum oxide. 9 .- 20 . (canceled)
comprising two or more dielectric layers having different properties, e.g. different dielectric constants · CPC title
the principal metal being copper · CPC title
Capacitor integral with wiring layers · CPC title
Vias, e.g. via plugs · CPC title
Electrodes · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.