Light emitting device and light emitting device array

US2016093667A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016093667-A1
Application numberUS-201514962083-A
CountryUS
Kind codeA1
Filing dateDec 8, 2015
Priority dateNov 5, 2012
Publication dateMar 31, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A light emitting structure includes lower and upper semiconductor layers having different conductive types, and an active layer disposed between the lower and upper semiconductor layers. The light emitting structure is provided on the substrate. A first electrode layer provided on the upper semiconductor layer includes a first adhesive layer and a first bonding layer overlapping each other. A reflective layer is not provided between the first adhesive layer and the first bonding layer.

First claim

Opening claim text (preview).

What is claimed is: 1 . A light emitting device, comprising: a substrate; a light emitting structure including lower and upper semiconductor layers having different conductive types, and an active layer disposed between the lower and upper semiconductor layers, the light emitting structure being disposed on the substrate; a first electrode disposed on the upper semiconductor layer; and a current blocking layer disposed between the upper semiconductor layer and the first electrode, wherein the first electrode includes a first adhesive layer and a first bonding layer overlapping each other, wherein a reflective layer is not disposed between the first adhesive layer and the first bonding layer, and wherein the first adhesive layer is disposed to surround upper and side parts of the current blocking layer. 2 . The light emitting device according to claim 1 , wherein the first electrode further comprises a first barrier layer disposed on the first adhesive layer with contacting the first adhesive layer. 3 . The light emitting device according to claim 1 , further comprising a second electrode disposed on the lower semiconductor layer, wherein the second electroder includes a second adhesive layer and a second bonding layer overlapping each other, and wherein a reflective layer is not disposed between the second adhesive layer and the second bonding layer. 4 . The light emitting device according to claim 3 , wherein the second electrode further comprises a second barrier layer disposed on the second adhesive layer with contacting the second adhesive layer. 5 . The light emitting device according to claim 1 , wherein the first adhesive layer comprises at least one of Cr, Rd, or Ti. 6 . The light emitting device according to claim 2 , wherein the first barrier layer comprises at least one of Ni, Cr, Ti, or Pt. 7 . The light emitting device according to claim 1 , wherein the first adhesive layer has a thickness of at least 2 nm to 15 nm. 8 . The light emitting device according to claim 1 , wherein the first bonding layer has a thickness of 100 nm to 2,000 nm. 9 . The light emitting device according to claim 1 , wherein the first electrode has a width of 5 μm to 100 μm. 10 . A light emitting device array, comprising: a substrate; a plurality of light emitting devices spaced from one another in a horizontal direction on the substrate; a conductive interconnection layer to connect two light emitting devices among the plurality of light emitting devices; and a first insulating layer disposed between the light emitting devices and the conductive interconnection layer, wherein respective light emitting devices comprise: a light emitting structure including lower and upper semiconductor layers having different conductive types, and an active layer disposed between the lower and upper semiconductor layers; a first electrode disposed on the upper semiconductor layer; a second electrode disposed on the lower semiconductor layer; and a current blocking layer disposed between the light emitting structure and the first electrode, wherein the conductive interconnection layer connects the first electrode of one of the two light emitting devices to the second electrode of the other of the two light emitting devices, wherein the first electrode includes a first adhesive layer and a first bonding layer overlapping each other, wherein a reflective layer is not disposed between the first adhesive layer and the first bonding layer, and wherein the first adhesive layer is disposed to surround upper and side parts of the current blocking layer. 11 . The light emitting device array according to claim 10 , wherein the conductive interconnection layer comprises a third adhesive layer and a third bonding layer overlapping each other, and wherein a reflective layer is not disposed between the third adhesive layer and the third bonding layer. 12 . The light emitting device array according to claim 11 , wherein the conductive interconnection layer further comprises a third barrier layer on the third adhesive layer with contacting the third adhesive layer. 13 . The light emitting device array according to claim 10 , further comprising a second insulating layer disposed between the first insulating layer and the light emitting devices. 14 . The light emitting device array according to claim 13 , wherein at least one of the first insulating layer or second insulating layer is a distributed Bragg reflector. 15 . The light emitting device array according to claim 10 , wherein the first and second electrode of the two light emitting devices connected through the conductive interconnection layer and the conductive interconnection layer are integrated with one another. 16 . The light emitting device array according to claim 10 , wherein each light emitting device further comprises a conductive layer disposed between the upper semiconductor layer and the first electrode. 17 . The light emitting device array according to claim 16 , wherein the conductive interconnection layer point-contacts the conductive layer or the lower semiconductor layer. 18 . The light emitting device array according to claim 16 , wherein the current blocking layer is spaced from the first insulating layer between the light emitting structure and the first electrode. 19 . The light emitting device array according to claim 10 , wherein a thickness of the conductive interconnection layer is greater than that of the first electrode. 20 . The light emitting device array according to claim 10 , wherein the current blocking layer includes a distributed Bragg Reflector.

Assignees

Inventors

Classifications

  • containing nitrogen, e.g. GaN · CPC title

  • Current-blocking structures · CPC title

  • Interconnections, e.g. lead-frames, bond wires or solder balls · CPC title

  • Reflective coatings, e.g. dielectric Bragg reflectors · CPC title

  • H10H20/832Primary

    characterised by their material · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016093667A1 cover?
A light emitting structure includes lower and upper semiconductor layers having different conductive types, and an active layer disposed between the lower and upper semiconductor layers. The light emitting structure is provided on the substrate. A first electrode layer provided on the upper semiconductor layer includes a first adhesive layer and a first bonding layer overlapping each other. A r…
Who is the assignee on this patent?
Lg Innotek Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10H20/832. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Mar 31 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).