Distributed audio coordination over a two-wire communication bus

US2016034417A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016034417-A1
Application numberUS-201514884947-A
CountryUS
Kind codeA1
Filing dateOct 16, 2015
Priority dateOct 5, 2011
Publication dateFeb 4, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Disclosed herein are systems and technique for distributed audio coordination over a two-wire communication bus. For example, in some embodiments, a first slave device may include circuitry to receive, over a two-wire bus a synchronization control frame, audio data, and a dynamics processor (DP) parameter for a second audio device coupled to a second slave device. The first slave device may include circuitry to derive timing information from the synchronization control frame, and circuitry to provide the audio data and a DP parameter (based on the DP parameter for the second audio device) to a first audio device coupled to the first slave device.

First claim

Opening claim text (preview).

What is claimed is: 1 . A slave device for two-wire low latency distributed audio coordination, comprising: first circuitry to: receive a synchronization control frame provided over a two-wire bus to the slave device from an upstream device, subsequent to receipt of the synchronization control frame, receive, over the two-wire bus from the upstream device, audio data, receive, over the two-wire bus, a first dynamics processor (DP) parameter for a first audio device coupled to another slave device, provide a synchronization response frame over the two-wire bus toward the upstream device, and provide, over the two-wire bus toward the upstream device, a second DP parameter for a second audio device coupled to the slave device; second circuitry to derive timing information from the synchronization control frame, wherein the timing information is used to time the provision of the synchronization response frame; and third circuitry to: provide the audio data to the second audio device, receive, from the second audio device, the second DP parameter; and provide an updated second DP parameter to the second audio device, wherein the updated second DP parameter is based on the first DP parameter. 2 . The slave device of claim 1 , wherein the another slave device is upstream of the slave device on the two-wire bus, and the another slave device inserts the first DP parameter into downstream data that follows the synchronization control frame for receipt by the slave device. 3 . The slave device of claim 2 , wherein the first DP parameter is not received by a master device of the two-wire bus. 4 . The slave device of claim 1 , wherein the another slave device is downstream of the slave device on the two-wire bus, and the another slave device inserts the first DP parameter into upstream data that follows a synchronization response frame for receipt by the slave device. 5 . The slave device of claim 1 , wherein the third circuitry includes an I2C transceiver for receipt of the second DP parameter. 6 . The slave device of claim 1 , wherein the third circuitry includes an I2S transceiver for provision of the audio data. 7 . The slave device of claim 1 , wherein the first DP parameter includes a compressor circuitry parameter. 8 . The slave device of claim 1 , wherein the first, second, and third circuitry are included in a common housing with an audio amplifier. 9 . The slave device of claim 1 , wherein: the first circuitry is to receive, over the two-wire bus, a maximum volume setting for a volume controller coupled to a host device; and the third circuitry is to provide a control instruction to the second audio device to adjust a power output of the second audio device based on the maximum volume setting and a maximum power output of the second audio device. 10 . A host device for two-wire low latency distributed audio coordination, comprising: first circuitry to provide audio data to a master device, wherein the master device is a master of a half-duplex two-wire bus, the audio data is to be provided over the two-wire bus to a first slave device, and the audio data is to be output by a first audio device coupled to the first slave device; and second circuitry to: receive, from the master device, a dynamics processor (DP) parameter, wherein the DP parameter is a DP parameter of a second audio device coupled to a second slave device on the two-wire bus, the second slave device is different from the first slave device, and the DP parameter is provided to the master device over the two-wire bus by the second slave device along with a synchronization response frame generated by a last slave device on the two-wire bus, and provide the DP parameter to the master device for provision over the two-wire bus to the first slave device. 11 . The host device of claim 10 , wherein the first circuitry includes an I2S transceiver. 12 . The host device of claim 10 , wherein the second circuitry includes an I2C transceiver. 13 . The host device of claim 10 , wherein the DP parameter includes a change in a compressor circuitry parameter that the second audio device will make or has made to mitigate an overdrive condition. 14 . One or more non-transitory computer readable media having instructions thereon that, in response to execution by one or more processing devices of an host device, cause the host device to: subsequent to provision by the host device of audio data to a master device of a two-wire bus, receive, from the master device, a first dynamics processor (DP) parameter of a first audio device coupled to a first slave device on the two-wire bus, wherein the audio data is to be transmitted over the two-wire bus to a second slave device coupled to a second audio device, the audio data is to be output by the second audio device, and the first DP parameter is provided to the master device along with a synchronization response frame generated by a last slave device on the two-wire bus; and in response to receipt of the first DP parameter, provide a control instruction for the second audio device to the master device, wherein the master device is to transmit the control instruction to the second slave device over the two-wire bus, and wherein execution of the control instruction is to change a second DP parameter of the second audio device. 15 . The one or more non-transitory computer readable media of claim 14 , wherein the slave device is the last slave device. 16 . The one or more non-transitory computer readable media of claim 14 , wherein the first DP parameter includes a change in a compressor circuitry parameter that the first audio device will make or has made to mitigate an overdrive condition, and the control instruction is to cause a change in a compressor circuitry parameter of the second audio device. 17 . The one or more non-transitory computer readable media of claim 14 , wherein the host device is included in a vehicle head unit. 18 . The one or more non-transitory computer readable media of claim 14 , wherein execution of the instructions by the one or more processing devices further cause the host device to provide, to the master device, a maximum volume setting for a volume controller coupled to a host device, and wherein the maximum volume setting is to be transmitted over the two-wire bus to the second slave device. 19 . A method for distributed audio coordination, comprising: providing, by a first slave device on a two-wire bus, a synchronization response frame over the two-wire bus toward an upstream device, wherein the first slave device is coupled to a first audio device; providing, by the first slave device over the two-wire bus toward the upstream device, a first dynamics processor (DP) parameter of the first audio device; receiving, by the first slave device, a synchronization control frame from the upstream device over the two-wire bus; recovering, by the first slave device, a clock signal from the synchronization control frame; receiving, by the first slave device over the two-wire bus, a second DP parameter for a second audio device coupled to a second slave device different from the first slave device; and providing, by the first slave device to the first audio device, an updated first DP parameter to the first audio device, wherein the updated first DP parameter is based on the second DP parameter. 20 . The method of claim 19 , further comprising locking a phase locked loop based on a recovered clock signal. 21 . The method of c

Assignees

Inventors

Classifications

  • using an embedded synchronisation · CPC title

  • using independent requests or grants, e.g. using separated request and grant lines · CPC title

  • Power supply means, e.g. regulation thereof (for memories G11C) · CPC title

  • Multiprocessor system · CPC title

  • Input/output · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016034417A1 cover?
Disclosed herein are systems and technique for distributed audio coordination over a two-wire communication bus. For example, in some embodiments, a first slave device may include circuitry to receive, over a two-wire bus a synchronization control frame, audio data, and a dynamics processor (DP) parameter for a second audio device coupled to a second slave device. The first slave device may inc…
Who is the assignee on this patent?
Analog Devices Inc
What technology area does this patent fall under?
Primary CPC classification G06F13/4295. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Feb 04 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).