Rack assembly structure
US-2017102510-A1 · Apr 13, 2017 · US
Electronic system with memory network mechanism and method of operation thereof
US2016006808A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016006808-A1 |
| Application number | US-201514631118-A |
| Country | US |
| Kind code | A1 |
| Filing date | Feb 25, 2015 |
| Priority date | Jul 7, 2014 |
| Publication date | Jan 7, 2016 |
| Grant date | — |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
An electronic system includes: a network; a memory device, coupled to the network; a host processor, coupled to the network and the memory device, providing a transaction protocol including cut through.
First claim
Opening claim text (preview).
What is claimed is: 1 . An electronic system comprising: a network; a memory device, coupled to the network; a host processor, coupled to the network and the memory device, providing a transaction protocol including cut through. 2 . The system as claimed in claim 1 further comprising a compute route node, coupled to the network, for the transaction protocol. 3 . The system as claimed in claim 1 further comprising a memory route node, coupled to the network, for the transaction protocol. 4 . The system as claimed in claim 1 wherein the network includes a memory transaction for transfer with the transaction protocol including cut through. 5 . The system as claimed in claim 1 wherein the network includes a memory transaction for access on the network. 6 . The system as claimed in claim 1 wherein the network includes a packet for transfer with the transaction protocol including cut through. 7 . The system as claimed in claim 1 wherein the network includes a packet for access on the network. 8 . The system as claimed in claim 1 wherein the network includes a start section for starting the transaction protocol. 9 . The system as claimed in claim 1 wherein the network includes an end section for ending the transaction protocol. 10 . The system as claimed in claim 1 further comprising a route device, coupled to the network, for providing access to the memory. 11 . A method of operation of an electronic system comprising: providing a network; accessing a memory, coupled to the network; connecting a processor, coupled to the network and the memory, for providing a transaction protocol with cut through. 12 . The method as claimed in claim 11 further comprising providing a compute route node, coupled to the network, for the transaction protocol. 13 . The method as claimed in claim 11 further comprising providing a memory route node, coupled to the network, for the transaction protocol. 14 . The method as claimed in claim 11 further comprising providing a memory transaction for transfer with the transaction protocol including cut through. 15 . The method as claimed in claim 11 further comprising providing a memory transaction for access on the network. 16 . The method as claimed in claim 11 further comprising providing a packet, coupled for transfer with the transaction protocol including cut through. 17 . The method as claimed in claim 11 further comprising providing a packet for access on the network. 18 . The method as claimed in claim 11 further comprising providing a start section for starting the transaction protocol. 19 . The method as claimed in claim 11 further comprising providing an end section for ending the transaction protocol. 20 . The method as claimed in claim 11 further comprising providing a route device, coupled to the network, for providing access to the memory.
Assignees
Inventors
Classifications
- G06F3/067Primary
Distributed or networked storage systems, e.g. storage area networks [SAN], network attached storage [NAS] · CPC title
Command handling arrangements, e.g. command buffers, queues, command scheduling · CPC title
- H04L67/1097Primary
for distributed storage of data in networks, e.g. transport arrangements for network file system [NFS], storage area networks [SAN] or network attached storage [NAS] · CPC title
in relation to throughput · CPC title
- H04L49/251Primary
Cut-through or wormhole routing · CPC title
Patent family
Related publications grouped by family.
External sources
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US2016006808A1 cover?
- An electronic system includes: a network; a memory device, coupled to the network; a host processor, coupled to the network and the memory device, providing a transaction protocol including cut through.
- Who is the assignee on this patent?
- Samsung Electronics Co Ltd
- What technology area does this patent fall under?
- Primary CPC classification G06F3/067. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Thu Jan 07 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).