Dc to dc converter and pwm controller with adaptive compensation circuit

Patent metadata

Field	Value
Publication number	US-2016006336-A1
Application number	US-201414320747-A
Country	US
Kind code	A1
Filing date	Jul 1, 2014
Priority date	Jul 1, 2014
Publication date	Jan 7, 2016
Grant date	—

Abstract

DC to DC converters and PWM controllers are presented in which a slope compensation ramp signal is provided for current control operation via a frequency adaptive compensation circuit with a phase locked loop that provides a control output signal having an amplitude generally proportional to the frequency of a clock signal, and a slope generator circuit generating the slope compensation ramp signal with an amplitude generally proportional to the control output signal amplitude.

First claim

What is claimed is:

1 . A controller for controlling a DC to DC converter, comprising:
a modulator circuit operative to provide at least one pulse width modulated switching control signal at least partially according to a clock signal in a plurality of converter switching cycles to selectively activate and deactivate at least one converter switching device to control an output voltage of the DC to DC converter; an error amplifier circuit including a first input operative to receive a reference signal representing a desired output voltage for the DC to DC converter, a second input operative to receive a feedback signal representing the output voltage of the DC to DC converter, and an error amplifier output operative to provide an error signal based on a comparison of the reference signal with the feedback signal; a summation circuit including a first input operative to receive a current sense signal representing a current flowing in the DC to DC converter, a second input operative to receive a slope compensation ramp signal, and an output operative to provide a compensated current sense signal based on a summation of the current sense signal and the slope compensation ramp signal; and a compensation circuit, comprising:
a phase locked loop (PLL) including a clock input receiving the clock signal, the PLL operative to provide a control output signal having an amplitude generally proportional to a frequency of the clock signal, and
a slope generator circuit including a first input coupled to receive the control output signal from the PLL, a second input coupled to receive a reset signal, and a slope generator output coupled with the second input of the summation circuit, the slope generator circuit operative to provide the slope compensation ramp signal at the slope generator output having a repeating ramp waveform with an amplitude varying at least partially according to the amplitude of the control output signal from the PLL.

2 . The controller of claim 1 , wherein the slope generator circuit comprises:
a current source circuit coupled with the PLL to receive the control output signal and operative to provide a bias current signal with an amplitude generally proportional to the control output signal; a current mirror circuit coupled with the current source circuit and operative to provide a mirror output current signal generally proportional to the bias current signal; and a ramp circuit, including:
a ramp circuit capacitance with a first terminal coupled with the current mirror circuit to receive the mirror output current signal, and a second terminal coupled to a constant voltage node, and
a transistor coupled in parallel with the ramp circuit capacitance and operative according to the reset signal to selectively discharge the ramp circuit capacitance at a beginning or end of individual converter switching cycles;
wherein the slope generator circuit is operative to provide the slope compensation ramp signal at the slope generator output at least partially according to the voltage across the ramp circuit capacitance.

3 . The controller of claim 2 , wherein the PLL comprises:
a phase frequency detector with a first input receiving the clock signal, a second input receiving a feedback clock signal, and an output providing first and second phase frequency detector output signals according to a phase comparison of the clock signal with the feedback clock signal; a charge pump circuit coupled with the phase frequency detector and operative to provide a charge pump output current signal according to the first and second phase frequency detector output signals; and a filter circuit coupled with the charge pump circuit and operative to provide the control output signal at least partially according to the charge pump output current signal.

4 . The controller of claim 2 , wherein the slope generator circuit is operative to provide the slope compensation ramp signal having a linear ramp waveform.

5 . The controller of claim 4 , wherein the slope generator circuit comprises a voltage to current circuit coupled with the first terminal of the ramp circuit capacitance and wherein the slope generator circuit is operative to provide the slope compensation ramp signal as a current signal according to the voltage across the ramp circuit capacitance.

6 . The controller of claim 2 , wherein the slope generator circuit is operative to provide the slope compensation ramp signal having a non-linear ramp waveform.

7 . The controller of claim 6 , wherein the slope generator circuit comprises:
a voltage to current circuit coupled with the first terminal of the ramp circuit capacitance and operative to provide a slope current signal according to the voltage across the ramp circuit capacitance; and a second ramp circuit, including:
a second ramp circuit capacitance with a first terminal coupled with the voltage to current circuit to receive the slope current signal, and a second terminal coupled to the constant voltage node, and
a second transistor coupled in parallel with the second ramp circuit capacitance and operative according to the reset signal to selectively discharge the second ramp circuit capacitance at the beginning or end of the individual converter switching cycles;
wherein the slope generator circuit is operative to provide the slope compensation ramp signal at the slope generator output at least partially according to the voltage across the second ramp circuit capacitance.

8 . The controller of claim 7 , wherein the slope generator circuit comprises a second voltage to current circuit coupled with the first terminal of the second ramp circuit capacitance and wherein the slope generator circuit is operative to provide the slope compensation ramp signal as a current signal according to the voltage across the second ramp circuit capacitance.

9 . The controller of claim 2 , wherein the slope generator circuit comprises a voltage to current circuit coupled with the first terminal of the ramp circuit capacitance and wherein the slope generator circuit is operative to provide the slope compensation ramp signal as a current signal according to the voltage across the ramp circuit capacitance.

10 . The controller of claim 9 , wherein the control output signal controls a gain of the current source circuit, and wherein the control output signal controls a gain of the voltage to current circuit.

11 . The controller of claim 2 , wherein the current source circuit comprises:
an op amp, comprising a first op amp input, a second op amp input, and an op amp output; a transistor, comprising a first terminal coupled with the current mirror circuit, a second terminal coupled with the second op amp input, and a control terminal coupled to receive a signal from the op amp output; and a resistor coupled between the second terminal of the transistor and the constant voltage node; wherein the current source circuit controls the amplitude of the bias current signal at least partially according to a voltage at the first op amp input and a resistance between the second terminal of the transistor and the constant voltage node.

12 . The controller of claim 11 , wherein the control output signal from the PLL is coupled with the first op amp input to control the amplitude of the bias current signal at least partially according to the amplitude of the control output signal.

13 . The controller of claim 11 , wherein the control output signal from the PLL controls the resistance between the second terminal of the transistor and the constant voltage node.

14 . The controller of claim 13 :
wherein the current source circuit comprises

Assignees

• Texas Instruments Inc

Inventors

• Bennett Paul Thomas
• Bell Robert Henry
• Lee Sang Yong
• Oppen Robert Kenneth
• Jiang Jiandong

Classifications

• H02M3/158

  including plural semiconductor devices as final control devices for a single load · CPC title

• H02M1/00 Primary

  Details of apparatus for conversion · CPC title

• H02M2001/0003

  Electricity · mapped topic

• H02M3/156 Primary

  with automatic control of output voltage or current, e.g. switching regulators · CPC title

• H02M1/0003

  Details of control, feedback or regulation circuits · CPC title