Method for the production of monolithic white diodes

US2016005918A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016005918-A1
Application numberUS-201414763067-A
CountryUS
Kind codeA1
Filing dateJan 24, 2014
Priority dateJan 24, 2013
Publication dateJan 7, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The invention relates to a method for the production of a light-emitting diode, characterised in that the method comprises a step of preparing a light-emitting layer ( 20 ) on a front face of a support ( 10 ), said emitting layer comprising at least two adjacent quantum wells ( 21, 22, 23 ) emitting at different wavelengths, said quantum wells ( 21, 22, 23 ) being in contact with the front face of the support. According to the invention, the step in which the light-emitting layer is deposited comprises a sub-step consisting in locally varying the temperature of a rear face of the support opposite the front face such that the front face of the support comprises at least two zones at different temperatures.

First claim

Opening claim text (preview).

1 . A method of production of a light-emitting diode comprising a step of preparing a light-emitting layer on a front face of a support, said emitting layer comprising at least two adjacent quantum wells emitting at different wavelengths, said quantum wells being in contact with the front face of the support. 2 . The method according to claim 1 , wherein the step in which the light-emitting layer is deposited consists in locally varying the temperature of a back face of the support opposite the front face in such a way that the front face of the support comprises at least two areas at different temperatures. 3 . The method according to claim 2 , wherein the local temperature variation of the support is achieved on areas of different dimensions. 4 . The method according to claim 2 , wherein the step of depositing the emitting layer comprises a sub-step consisting in growing each quantum well on a respective area. 5 . The method according to claim 2 , wherein the sub-step consisting in locally varying the heating temperature of the support consists in eating the support under its back face, said support including at least one island on its back face. 6 . The method according to claim 1 , which comprises a step of preparation of the support consisting in making at least one pattern on the back face of the support. 7 . The method according to claim 6 , wherein the step of preparation of the support consists in making a plurality of patterns to obtain a support having a crenelated back face including steps. 8 . The method according to claim 6 , wherein the step of preparation of the support consists in making a plurality of patterns to obtain a support having a crenelated back face including steps of different thicknesses and/or surfaces. 9 . The method according to claim 6 , wherein the step of preparation comprises the etching of the support on its back face to create at least one trench. 10 . The method according to claim 6 , wherein the step of preparation comprises the deposition of a material on the back face of the support so as to create at least one island on the back face of the support. 11 . The method according to claim 1 , comprising: the deposition of an electron transport layer on a substrate, the deposition of an electron blocking layer on the light-emitting layer, the deposition of a hole transport layer on the electron blocking layer, the formation of metal contacts to allow the connection of the diode to an electrical power source. 12 . The method according to claim 4 , wherein the growth of each quantum well is achieved by: organometallic vapour-phase epitaxy from gaseous precursors of indium, aluminium, gallium and nitrogen, or by molecular beam epitaxy from elementary sources comprising indium, aluminium, gallium and nitrogen. 13 . A light-emitting diode comprising a light emitting layer on a front face of a support, said emitting layer comprising at least two adjacent quantum wells emitting at different wavelengths, said quantum wells being in contact with the front face of the support. 14 . The light-emitting diode according to claim 13 , wherein the support comprises a substrate including patterns on its back face, the emitting layer extending over the front face of the substrate. 15 . The light-emitting diode according to claim 13 , wherein the support comprises a gallium nitride GaN substrate. 16 . The light-emitting diode according to claim 13 , wherein the support comprises a semipolar or nonpolar gallium nitride GaN substrate. 17 . The light-emitting diode according to claim 13 , which comprises a metal layer forming a cathode over the whole surface of the back face of the diode.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016005918A1 cover?
The invention relates to a method for the production of a light-emitting diode, characterised in that the method comprises a step of preparing a light-emitting layer ( 20 ) on a front face of a support ( 10 ), said emitting layer comprising at least two adjacent quantum wells ( 21, 22, 23 ) emitting at different wavelengths, said quantum wells ( 21, 22, 23 ) being in contact with the front face…
Who is the assignee on this patent?
Centre Nat Rech Scient
What technology area does this patent fall under?
Primary CPC classification H10H20/812. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Jan 07 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).