Otp read sensor architecture with improved reliability

Patent metadata

Field	Value
Publication number	US-2016005492-A1
Application number	US-201514789666-A
Country	US
Kind code	A1
Filing date	Jul 1, 2015
Priority date	Jul 2, 2014
Publication date	Jan 7, 2016
Grant date	—

Abstract

Circuits and methods for reading an OTP memory cell with improved reliability. To read a first OTP memory cell, a first current amount generated by a second, programmed, OTP memory cell is received. A second current amount generated by a third, unprogrammed, OTP memory cell is received. Current generated by the first OTP memory cell is sunk. The amount of current sunk from the first OTP memory cell is equal to a sum of a third current amount that is proportional to the first current amount plus a fourth current amount that is proportional to the second current amount. While sinking said current from the first OTP memory cell a voltage at a current output of the first OTP memory cell is compared to a threshold voltage.

First claim

What is claimed is:

1 . A one-time programmable (OTP) memory cell read circuit comprising:
an OTP bit memory element operable to store a data bit; a programmed-on OTP reference cell operable to generate a first reference current; a first current mirror having a first input coupled to receive the first reference current, and having a second input coupled to a current output of the OTP bit memory element and operable to sink current from the OTP bit memory element, wherein the amount of current the first current mirror sinks from the OTP bit memory element is proportional to the first reference current; a programmed-off OTP reference cell operable to generate a second reference current; a second current mirror having a first input coupled to receive the second reference current, and having a second input coupled to the current output of the OTP bit memory element and operable to sink current from the OTP bit memory element, wherein the amount of current the second current mirror sinks from the OTP bit memory element is proportional to the second reference current; and a comparator operable to compare the voltage at the current output of the OTP bit memory element to a threshold voltage, and operable to output a logical “1” if said voltage is higher than the threshold voltage, and operable to output a logical “0” if said voltage is lower than the threshold voltage.

2 . The OTP memory cell read circuit of claim 1 , wherein the first current mirror comprises a first field-effect transistor (FET) coupled to receive the first reference current and a second FET coupled to the current output of the OTP bit memory element, and wherein the gate of the first FET is coupled to the gate of the second FET, and wherein the second current mirror comprises a third FET coupled to receive the second reference current and a fourth FET coupled to the current output of the OTP bit memory element, and wherein the gate of the third FET is coupled to the gate of the fourth FET.

3 . The OTP memory cell read circuit of claim 1 , wherein the amount of current the first current mirror sinks from the OTP bit memory element is equal to the amount of the first reference current divided by a factor M, and wherein the amount of current the second current mirror sinks from the OTP bit memory element is equal to the amount of the second reference current divided by a factor N.

4 . The OTP memory cell read circuit of claim 3 , wherein N<1, and M=∞.

5 . The OTP memory cell read circuit of claim 1 , wherein the OTP bit memory element, the programmed-on OTP reference cell, and the programmed-off OTP reference cell are fabricated substantially simultaneously.

6 . The OTP memory cell read circuit of claim 1 , wherein the OTP bit memory element, the programmed-on OTP reference cell, and the programmed-off OTP reference cell reside on a common integrated circuit chip.

7 . The OTP memory cell read circuit of claim 1 wherein said programmed-on OTP reference cell comprises a first n-channel field effect transistor (NFET) having a source node coupled to the first input of the first current mirror, and wherein said programmed-off OTP reference cell comprises a second NFET having a source node coupled to the first input of the second current mirror.

8 . A method of reading a first one-time programmable (OTP) memory cell, said method comprising:
receiving a first current amount generated by a second, programmed, OTP memory cell; receiving a second current amount generated by a third, unprogrammed, OTP memory cell; sinking current generated by the first OTP memory cell, wherein the amount of current sunk from the first OTP memory cell is equal to a sum of a third current amount that is proportional to the first current amount plus a fourth current amount that is proportional to the second current amount; and comparing a voltage at a current output of the first OTP memory cell to a threshold voltage.

9 . The method of claim 8 , further comprising dividing said first current amount by a first predetermined value to obtain said third current amount.

10 . The method of claim 9 , further comprising dividing said second current amount by a second predetermined value to obtain said fourth current amount.

11 . The method of claim 8 , further comprising adding the first current amount to the second current amount to generate a total reference current amount, and wherein the amount of current sunk from the first OTP memory cell is determined by dividing the total reference current amount by a predetermined value.

12 . The method of claim 8 wherein said first, second and third memory cells reside on a common integrated circuit chip.

13 . The method of claim 8 wherein said first, second and third memory cells are manufactured substantially simultaneously.

14 . The method of claim 8 , further comprising subjecting the second and third OTP cells to the same stresses that the first OTP cell is subjected to.

15 . The method of claim 14 , wherein subjecting the second and third OTP cells to the same stresses that the first OTP cell is subjected to comprises reading the second and third OTP cells when reading the first OTP cell.

16 . An apparatus comprising:
a first reference one-time programmable (OTP) cell operable to generate a reference bias current in a programmed-on configuration; a first current mirror having a first input coupled to an output of the first reference OTP cell; a second reference OTP cell operable to generate a reference bias current in a programmed-off configuration; a second current mirror having a first input coupled to an output of the second reference OTP cell; a programmable OTP bit memory element having an output coupled to a second input of the first current mirror and a second input of the second current mirror; a comparator having an input coupled to the output of the programmable OTP bit memory element.

17 . The apparatus of claim 16 , wherein the first reference OTP cell, the second reference OTP cell, and the OTP bit memory element are fabricated substantially simultaneously.

18 . The apparatus of claim 16 , wherein the first and second reference OTP cells, the first and second current mirrors, the programmable OTP bit memory element, and the comparator are all integrated in a single integrated circuit.

19 . The apparatus of claim 16 , wherein the first current mirror comprises a first field-effect transistor (FET) coupled to the output of the first reference OTP cell and a second FET coupled to the output of the programmable OTP bit memory element, wherein the gate of the first FET is coupled to the gate of the second FET, and wherein the second current mirror comprises a third FET coupled to the output of the second reference OTP cell and a fourth FET coupled to the output of the programmable OTP bit memory element, and wherein the gate of the third FET is coupled to the gate of the fourth FET.

20 . The apparatus of claim 16 , wherein:
if the OTP bit memory element is programmed on, a voltage at the input of the comparator approaches that of a high level voltage rail of OTP bit memory element logic; and, if the OTP bit memory element is programmed off, a voltage at the input of the comparator approaches that of a ground of the apparatus.

Assignees

• Texas Instruments Inc

Inventors

• Barsilai Mandy

Classifications

• G11C17/146 Primary

  Write once memory, i.e. allowing changing of memory content by writing additional bits · CPC title

• G11C17/08 Primary

  using semiconductor devices, e.g. bipolar elements (G11C17/06, G11C17/14 take precedence) · CPC title

• G11C29/027

  in fuses · CPC title

• G11C17/18

  Auxiliary circuits, e.g. for writing into memory · CPC title