Pre-decoder circuitry
US-2024321327-A1 · Sep 26, 2024 · US
Independently addressable memory array address spaces
US2016005447A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016005447-A1 |
| Application number | US-201514854418-A |
| Country | US |
| Kind code | A1 |
| Filing date | Sep 15, 2015 |
| Priority date | Aug 30, 2013 |
| Publication date | Jan 7, 2016 |
| Grant date | — |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
Examples of the present disclosure provide devices and methods for accessing a memory array address space. An example memory array comprising a first address space comprising memory cells coupled to a first number of select lines and to a number of sense lines and a second address space comprising memory cells coupled to a second number of select lines and to the number of sense lines. The first address space is independently addressable relative to the second address space.
First claim
Opening claim text (preview).
1 .- 18 . (canceled) 19 . An apparatus comprising: a first address space of a memory array comprising a first number of memory cells coupled to a first number of select lines and to a number of sense lines; a second address space of the memory array comprising a second number of memory cells coupled to a second number of select lines and to the number of sense lines, wherein the second address space is independently addressable relative to the first address space; and…
Assignees
Inventors
Classifications
Physics · mapped topic
- G11C8/10Primary
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Physics · mapped topic
Patent family
Related publications grouped by family.
External sources
Next steps
Free tools are coming soon. Tell us what you want to track and we'll notify you.
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US2016005447A1 cover?
- Examples of the present disclosure provide devices and methods for accessing a memory array address space. An example memory array comprising a first address space comprising memory cells coupled to a first number of select lines and to a number of sense lines and a second address space comprising memory cells coupled to a second number of select lines and to the number of sense lines. The firs…
- Who is the assignee on this patent?
- Micron Technology Inc
- What technology area does this patent fall under?
- Primary CPC classification G11C8/10. Mapped technology areas include Physics.
- When was this patent published?
- Publication date Thu Jan 07 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).