Liquid crystal display

US2015177575A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2015177575-A1
Application numberUS-201414541293-A
CountryUS
Kind codeA1
Filing dateNov 14, 2014
Priority dateDec 24, 2013
Publication dateJun 25, 2015
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A liquid crystal display includes a first substrate, a first subpixel electrode is disposed on the first substrate and has a planar shape and, an insulating layer disposed on the first subpixel electrode, a second subpixel electrode which is disposed on the insulating layer, overlaps the first subpixel electrode, and includes a plurality of branch electrodes, a second substrate facing the first substrate, a common electrode disposed on the second substrate, and a liquid crystal layer injected between the first substrate and the second substrate, where the first subpixel electrode and the second subpixel electrode are applied with voltages of the same magnitude, and dielectric anisotropy of the liquid crystal layer is about −2.0 to about −2.7 at a temperature of about 30 degrees Celsius.

First claim

Opening claim text (preview).

What is claimed is: 1 . A liquid crystal display comprising: a first substrate; a first subpixel electrode which is disposed on the first substrate and has a planar shape and; an insulating layer disposed on the first subpixel electrode; a second subpixel electrode which is disposed on the insulating layer, overlaps the first subpixel electrode, and includes a plurality of branch electrodes; a second substrate facing the first substrate; a common electrode disposed on the second substrate; and a liquid crystal layer between the first substrate and the second substrate, wherein the first subpixel electrode and the second subpixel electrode are applied with voltages of the same magnitude, and dielectric anisotropy of the liquid crystal layer is about −2.0 to about −2.7 at a temperature of about 30 degrees Celsius. 2 . The liquid crystal display of claim 1 , wherein an interval between two adjacent branch electrodes among the plurality of branch electrodes is equal to or greater than a width of a branch electrode of the plurality of branch electrodes. 3 . The liquid crystal display of claim 2 , wherein the width of the branch electrode of the plurality of branch electrodes is about 2 micrometers to about 3 micrometers, and the interval between the two adjacent branch electrodes among the plurality of branch electrodes is about 3 micrometers to about 4 micrometers. 4 . The liquid crystal display of claim 3 , wherein a cell interval of the liquid crystal layer is about 2.6 micrometers to about 3 micrometers. 5 . The liquid crystal display of claim 1 , wherein a width of a branch electrode of the plurality of branch electrodes is about 2 micrometers to about 3 micrometers, and an interval between two adjacent branch electrodes among the plurality of branch electrodes is about 3 micrometers to about 4 micrometers. 6 . The liquid crystal display of claim 5 , wherein a cell interval of the liquid crystal layer is about 2.6 micrometers to about 3 micrometers. 7 . The liquid crystal display of claim 1 , wherein a cell interval of the liquid crystal layer is about 2.6 micrometers to about 3 micrometers. 8 . The liquid crystal display of claim 1 , wherein the first subpixel electrode and the second subpixel electrode are connected to each other through a contact hole defined in the insulating layer. 9 . The liquid crystal display of claim 1 , further comprising: a gate line and a data line disposed on the first substrate; and a thin film transistor which is connected to the gate line and the data line and includes a drain electrode, wherein at least one of the first subpixel electrode and the second subpixel electrode is connected to the drain electrode of the thin film transistor. 10 . A liquid crystal display comprising: a first substrate; a first subpixel electrode disposed on the first substrate; an insulating layer disposed on the first subpixel electrode; a second subpixel electrode disposed on the insulating layer and overlapping the first subpixel electrode; a second substrate facing the first substrate; a common electrode disposed on the second substrate; and a liquid crystal layer between the first substrate and the second substrate, wherein the first subpixel electrode and the second subpixel electrode are applied with voltages of the same magnitude, the second subpixel electrode includes a plurality of branch electrodes, the first subpixel electrode has a planar shape, and an interval between two adjacent branch electrodes among the plurality of branch electrodes is equal to or greater than a width of a branch electrode of the plurality of branch electrodes. 11 . The liquid crystal display of claim 10 , wherein the width of the branch electrode of the plurality of branch electrodes is about 2 micrometers to about 3 micrometers, and the interval between the two adjacent branch electrodes among the plurality of branch electrodes is about 3 micrometers to about 4 micrometers. 12 . The liquid crystal display of claim 11 , wherein a cell interval of the liquid crystal layer is about 2.6 micrometers to about 3 micrometers. 13 . The liquid crystal display of claim 10 , wherein a cell interval of the liquid crystal layer is about 2.6 micrometers to about 3 micrometers. 14 . A liquid crystal display comprising: a first substrate; a first subpixel electrode disposed on the first substrate; an insulating layer disposed on the first subpixel electrode; a second subpixel electrode disposed on the insulating layer and overlapping the first subpixel electrode; a second substrate facing the first substrate; a common electrode disposed on the second substrate; and a liquid crystal layer between the first substrate and the second substrate, wherein the first subpixel electrode and the second subpixel electrode are applied with voltages of the same magnitude, the second subpixel electrode includes a plurality of branch electrodes, the first subpixel electrode has a planar shape, and a cell interval of the liquid crystal layer is about 2.6 micrometers to about 3 micrometers.

Assignees

Inventors

Classifications

  • characterised by the electro-optical or magneto-optical effect, e.g. field-induced phase transition, orientation effect, guest-host interaction or dynamic scattering · CPC title

  • Physics · mapped topic

  • characterised by their geometrical arrangement · CPC title

  • Insulating layers (G02F1/1335, G02F1/1337, G02F1/135, G02F1/136 take precedence) · CPC title

  • Physics · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2015177575A1 cover?
A liquid crystal display includes a first substrate, a first subpixel electrode is disposed on the first substrate and has a planar shape and, an insulating layer disposed on the first subpixel electrode, a second subpixel electrode which is disposed on the insulating layer, overlaps the first subpixel electrode, and includes a plurality of branch electrodes, a second substrate facing the first…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification G02F1/134309. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu Jun 25 2015 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).