Battery monitoring device and battery monitoring system

Patent metadata

Field	Value
Publication number	US-2015077059-A1
Application number	US-201414194770-A
Country	US
Kind code	A1
Filing date	Mar 2, 2014
Priority date	Sep 17, 2013
Publication date	Mar 19, 2015
Grant date	—

Abstract

A battery monitoring system includes a clock input terminal, a data input terminal, a communication control circuit receiving the clock signal and the data signal from the clock input terminal and the data input terminal, respectively, a main power regulator controlled by the communication control circuit to supply and stop supplying main power, a charge circuit charged by the clock signal, and a sub power regulator started by a charge voltage of the charge circuit to supply a sub power to the communication control circuit. The communication control circuit controls the main power regulator with the data signal when the sub power is received from the sub power regulator.

First claim

What is claimed is:

1 . A battery monitoring device, comprising:
a clock input terminal configured to receive a clock signal; a data input terminal configured to receive a data signal; a communication control circuit configured to receive the clock signal from the clock input terminal and the data signal from the data input terminal; a main power regulator controlled by the communication control circuit to supply or stop supplying main power; a charge circuit configured to be charged by the clock signal; and a sub power regulator configured to be started by a charge voltage of the charge circuit and to supply a sub power to the communication control circuit, wherein the communication control circuit controls the main power regulator with the data signal when the sub power is received from the sub power regulator.

2 . The device according to claim 1 , wherein the charge circuit comprises:
a capacitor having a first end connected with the clock input terminal via a first voltage drop element and with the main power via a second voltage drop element, and a second end that is grounded, and a circuit supplying a current to the sub power regulator when the capacitor charges to a predetermined voltage level.

3 . The device according to claim 2 , wherein the first voltage drop element includes first and second diodes connected in series between the clock input terminal and the capacitor.

4 . The device according to claim 3 , wherein the second voltage drop element includes a third diode connected between the main power and the capacitor.

5 . The device according to claim 2 , wherein
the charge circuit stops charging by the clock signal when a second voltage produced by a voltage drop through the second voltage drop element is higher than a first voltage produced by a voltage drop through the first voltage drop element.

6 . The device according to claim 2 , wherein
the clock input terminal comprises a normal phase clock input terminal configured to receive a normal phase clock signal, and a reverse phase clock input terminal configured to receive a reverse phase clock signal, the normal phase clock input terminal and the reverse phase clock input terminal are connected with the capacitor via the first voltage drop element and a third voltage drop element, respectively, and with the communication control circuit via a first differential amplifier, the data input terminal comprises a normal phase data input terminal configured to receive a normal phase data signal, and a reverse phase data input terminal configured to receive a reverse phase data signal, and the normal phase data input terminal and the reverse phase data input terminal are connected with the communication control circuit via a second differential amplifier.

7 . The device according to claim 6 , wherein the third voltage drop element is connected to the capacitor in parallel with the first voltage drop element.

8 . The device according to claim 7 , wherein each of the first and third voltage drop elements includes at least two diodes connected in series between the respective clock input terminal and the capacitor.

9 . A battery monitoring system, comprising:
a processor; a plurality of battery monitoring devices connected in series, one of the battery monitoring devices being connected with the processor; and a plurality of batteries disposed in parallel in correspondence with the plural battery monitoring devices, wherein each of the batteries comprises a plurality of cells connected in series and is to be monitored by a respective one of the battery monitoring devices, wherein each of the battery monitoring devices comprises:
a clock input terminal configured to receive a clock signal from the processor,
a data input terminal configured to receive a data signal from the processor,
a communication control circuit configured to receive the clock signal from the clock input terminal and the data signal from the data input terminal,
a main power regulator controlled by the communication control circuit to supply or stop supplying main power,
a charge circuit configured to be charged by the clock signal, and
a sub power regulator configured to be started by a charge voltage of the charge circuit and to supply a sub power to the communication control circuit, and
wherein the communication control circuit controls the main power regulator with the data signal when the sub power is received from the sub power regulator.

10 . The system according to claim 9 , wherein
each pair of the battery monitoring devices is connected by capacitors.

11 . The system according to claim 10 , wherein the charge circuit comprises:
a capacitor having a first end connected with the clock input terminal via a first voltage drop element and with the main power via a second voltage drop element, and a second end that is grounded, and a circuit supplying a current to the sub power regulator when the capacitor charges to a predetermined voltage level.

12 . The system according to claim 11 , wherein the first voltage drop element includes first and second diodes connected in series between the clock input terminal and the capacitor.

13 . The system according to claim 12 , wherein the second voltage drop element includes a third diode connected between the main power and the capacitor.

14 . The system according to claim 11 , wherein
the charge circuit stops charging by the clock signal when a second voltage produced by a voltage drop through the second voltage drop element is higher than a first voltage produced by a voltage drop through the first voltage drop element.

15 . The system according to claim 11 , wherein
the clock input terminal comprises a normal phase clock input terminal configured to receive a normal phase clock signal, and a reverse phase clock input terminal configured to receive a reverse phase clock signal, the normal phase clock input terminal and the reverse phase clock input terminal are connected with the capacitor via the first voltage drop element and a third voltage drop element, respectively, and with the communication control circuit via a first differential amplifier, the data input terminal comprises a normal phase data input terminal configured to receive a normal phase data signal, and a reverse phase data input terminal configured to receive a reverse phase data signal, and the normal phase data input terminal and the reverse phase data input terminal are connected with the communication control circuit via a second differential amplifier.

16 . The system according to claim 15 , wherein the third voltage drop element is connected to the capacitor in parallel with the first voltage drop element.

17 . The system according to claim 16 , wherein each of the first and third voltage drop elements includes at least two diodes connected in series between the respective clock input terminal and the capacitor.

18 . A battery monitoring device, comprising:
a clock input terminal configured to receive a clock signal; a data input terminal configured to receive a data signal; a normal phase clock input terminal configured to receive a normal phase clock signal; a reverse phase clock input terminal configured to receive a reverse phase clock signal; a normal phase data input terminal configured to receive a normal phase data signal; a reverse phase data input terminal configured to receive a reverse phase data signal; a first differential amplifier configured to receive the normal phase clock signal from the normal phase

Assignees

• Toshiba Kk

Inventors

• Morikawa Masaaki

Classifications

• B60L58/10 Primary

  for monitoring or controlling batteries · CPC title

• H02J7/00 Primary

  Circuit arrangements for charging or discharging batteries or for supplying loads from batteries · CPC title

• H02J2207/10

  Control circuit supply, e.g. means for supplying power to the control circuit · CPC title

• Y02T90/16

  Information or communication technologies improving the operation of electric vehicles · CPC title

• B60L2240/80

  Time limits · CPC title