Transparent display with OLED substrate having multiple hollow parts and manufacturing method thereof
US-11189672-B2 · Nov 30, 2021 · US
US12593570B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12593570-B2 |
| Application number | US-202318341162-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 26, 2023 |
| Priority date | Sep 30, 2018 |
| Publication date | Mar 31, 2026 |
| Grant date | Mar 31, 2026 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present disclosure provides a display substrate including a display region and a peripheral region surrounding it. The display region includes a light transmitting display region and a normal display region on at least one side thereof. The light transmitting display region includes a plurality of sub-pixel regions. At least one sub-pixel region of the plurality of sub-pixel regions includes a light emitting region and a transparent region. The display substrate includes a base substrate, a display layer on a side of the base substrate and in the normal display region and the light transmitting display region. The display layer includes a plurality of insulating layers. A portion of the display layer in the transparent region has a first hollow part that extends through at least one insulating layer of the plurality of insulating layers. The present disclosure also relates to a display device including the display substrate.
Opening claim text (preview).
The invention claimed is: 1 . A display substrate comprising: a display region; and a peripheral region surrounding the display region, wherein the display region comprises a light transmitting display region and a normal display region on at least one side of the light transmitting display region, the light transmitting display region comprises a plurality of sub-pixel regions, and at least one sub-pixel region of the plurality of sub-pixel regions comprises a light emitting region and a transparent region, and wherein the display substrate comprises: a base substrate; and a display layer on a side of the base substrate and in the normal display region and the light transmitting display region, the display layer comprises a plurality of insulating layers, and a portion of the display layer in the transparent region has a first hollow part that extends through at least one insulating layer of the plurality of insulating layers, wherein the display substrate further comprises a light shielding layer in the light transmitting display region, the light shielding layer is between the base substrate and the display layer, a portion of the light shielding layer in the transparent region comprises a second hollow part, and an orthographic projection of the first hollow part on the base substrate at least partially overlaps an orthographic projection of the second hollow part on the base substrate. 2 . The display substrate according to claim 1 , wherein the display layer comprises a sub-pixel in the light emitting region, the sub-pixel comprises a pixel circuit and a light emitting element on a side of the pixel circuit away from the base substrate, and the pixel circuit is configured to drive the light emitting element to emit light and the pixel circuit comprises at least one thin-film transistor, wherein the thin-film transistor comprises an active layer, a gate on a side of the active layer away from the base substrate, and a source and a drain that are on a side of the gate away from the base substrate, wherein the plurality of insulating layers comprise a gate insulating layer between the active layer and the gate, an interlayer dielectric layer between the gate and the source, and a planarization layer on a side of the source and the drain away from the base substrate, and wherein the first hollow part extends through at least one of the gate insulating layer, the interlayer dielectric layer or the planarization layer. 3 . The display substrate according to claim 2 , wherein the first hollow part extends through the gate insulating layer, the interlayer dielectric layer and the planarization layer. 4 . The display substrate according to claim 2 , wherein the light emitting element comprises an anode, a light emitting functional layer and a cathode that are successively arranged away from the base substrate, wherein the plurality of insulating layers further comprise a pixel defining layer on a side of the anode away from the base substrate, wherein the pixel defining layer comprises an opening, and the light emitting functional layer is in the opening, and wherein the first hollow part extends through the pixel defining layer. 5 . The display substrate according to claim 2 , wherein the plurality of insulating layers further comprise a buffer layer between the active layer and the light shielding layer, and the first hollow part extends through the buffer layer. 6 . The display substrate according to claim 1 , wherein the display substrate further comprises an etch barrier layer in the light transmitting display region and between the light shielding layer and the display layer, and wherein the second hollow part extends through the etch barrier layer. 7 . The display substrate according to claim 6 , wherein the etch barrier layer is a transparent conductive layer. 8 . The display substrate according to claim 1 , wherein the orthographic projection of the first hollow part on the base substrate coincides with the orthographic projection of the second hollow part on the base substrate. 9 . The display substrate according to claim 1 , wherein the orthographic projection of the second hollow part on the base substrate is within the orthographic projection of the first hollow part on the base substrate. 10 . The display substrate according to claim 1 , wherein the light shielding layer comprises one or more of a black resin layer and a metal layer. 11 . The display substrate according to claim 1 , wherein the light shielding layer comprises a metal layer. 12 . The display substrate according to claim 1 , wherein the display layer further comprises a plurality of wirings electrically connected to sub-pixels, some wirings of the plurality of wirings extend from the normal display region into the light transmitting display region, and an orthographic projection of a portion of the plurality of wirings in the light transmitting display region on the base substrate at least partially overlaps an orthographic projection of a light shielding layer on the base substrate. 13 . The display substrate according to claim 12 , wherein the plurality of wirings comprise a plurality of gate lines extending along a first direction and a plurality of data lines extending along a second direction, and the first direction intersects with the second direction. 14 . A display device, comprising: the display substrate according to claim 1 ; and a photosensitive sensor, wherein an orthographic projection of the photosensitive sensor on the display substrate at least partially overlaps the light transmitting display region. 15 . The display device according to claim 14 , wherein the display layer comprises a plurality of wirings electrically connected to sub-pixels, some wirings of the plurality of wirings extend from the normal display region into the light transmitting display region, and an orthographic projection of a portion of the plurality of wirings in the light transmitting display region on the base substrate at least partially overlaps an orthographic projection of a light shielding layer on the base substrate. 16 . The display device according to claim 15 , wherein the plurality of wirings comprise a plurality of gate lines extending along a first direction and a plurality of data lines extending along a second direction, and the first direction intersects with the second direction.
Interconnections, e.g. wiring lines or terminals · CPC title
Shielding, e.g. light-blocking means over the TFTs · CPC title
Insulating layers formed between TFT elements and OLED elements · CPC title
OLEDs integrated with inorganic image sensors · CPC title
Pixel-defining structures or layers, e.g. banks · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.