Display panel and display apparatus including the same

US12592179B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12592179-B2
Application numberUS-202418414930-A
CountryUS
Kind codeB2
Filing dateJan 17, 2024
Priority dateDec 24, 2019
Publication dateMar 31, 2026
Grant dateMar 31, 2026

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display panel includes a main display area, and a component area including a transmission area. The display panel includes a substrate including a groove disposed in the transmission area in a depth direction of the substrate; main display elements disposed above the substrate in the main display area; main pixel circuits electrically connected to the main display elements; and auxiliary display elements disposed above the substrate in the component area; and auxiliary pixel circuits electrically connected to the auxiliary display elements.

First claim

Opening claim text (preview).

What is claimed is: 1 . A display panel comprising: a substrate including a main display area and a component area, the component area including a transmission area; main display elements disposed on the substrate in the main display area, the main display elements arranged in a pentile matrix structure; main pixel circuits electrically connected to the main display elements; auxiliary display elements disposed on the substrate in the component area, the auxiliary display elements arranged in a pentile matrix structure; auxiliary pixel circuits electrically connected to the auxiliary display elements; a transparent electrode layer disposed on the substrate in the component area connecting one of the auxiliary pixel circuits to one of the auxiliary display elements; a thin-film encapsulation layer disposed over the main display elements and the auxiliary display elements and comprising a first inorganic encapsulation layer, an organic encapsulation layer, and a second inorganic encapsulation layer; a touch buffer layer directly disposed on the thin-film encapsulation layer; and a touch electrode having a mesh structure disposed on the touch buffer layer, wherein at least one of light emitting areas of the auxiliary display elements does not overlap with the auxiliary pixel circuits in a plan view, wherein the touch electrode has a hole in the component area, and wherein the hole of the touch electrode in the component area does not include any mesh structure of the touch electrode. 2 . The display panel of claim 1 , wherein the main display elements include at least four main subpixels comprising a red main subpixel, a blue main subpixel and two green main subpixels, the red main subpixel and the blue main subpixel are arranged on a first row, the two green main subpixels are arranged on a second row, the auxiliary display elements include at least four auxiliary subpixels comprising a red auxiliary subpixel, a blue auxiliary subpixel and two green auxiliary subpixels, the red auxiliary subpixel and the blue auxiliary subpixel are arranged on the first row, and the two green auxiliary subpixels are arranged on the second row. 3 . The display panel of claim 2 , wherein the four main subpixels are arranged at four vertexes of a virtual main parallelogram, and the four auxiliary subpixels are arranged at four vertexes of a virtual auxiliary parallelogram, and wherein the component area and the main display area have a same resolution and a same pixel arrangement. 4 . The display panel of claim 3 , wherein a resolution of the main display area is about 400 pixels per inch. 5 . The display panel of claim 1 , wherein each of the auxiliary display elements and each of the main display elements are an organic light-emitting diode, the organic light-emitting diode includes a stack of a pixel electrode, an emission layer, and an opposite electrode. 6 . The display panel of claim 1 , further comprising: a camera below the component area of the substrate. 7 . The display panel of claim 1 , wherein the main display elements include at least four main subpixels comprising a red main subpixel, a blue main subpixel and two green main subpixels, the red main subpixel and the blue main subpixel are arranged on a first row, the two green main subpixels are arranged on a second row, the auxiliary display elements include at least four auxiliary subpixels comprising a red auxiliary subpixel, a blue auxiliary subpixel and two green auxiliary subpixels, the red auxiliary subpixel and the blue auxiliary subpixel are arranged on the first row, and wherein the four main subpixels are arranged at four vertexes of a virtual main parallelogram. 8 . The display panel of claim 7 , wherein a resolution of the main display area is about 400 pixels per inch. 9 . The display panel of claim 7 , wherein a resolution of the component area is ½ of a resolution of the main display area. 10 . The display panel of claim 9 , further comprising: a camera below the component area of the substrate. 11 . An electronic device comprising: a lower cover having a first component area; a display panel disposed on the lower cover, the display panel comprising a main display area and a second component area, the second component area including a transmission area; a second component disposed between the display panel and the lower cover in the second component area; a bracket between the display panel and the lower cover; a main circuit board including a main processor; a battery below the bracket; a first component disposed in the lower cover in the first component area; main display elements disposed in the main display area, the main display elements arranged in a pentile matrix structure; main pixel circuits electrically connected to the main display elements; auxiliary display elements disposed in the second component area, the auxiliary display elements arranged in a pentile matrix structure; auxiliary pixel circuits electrically connected to the auxiliary display elements; transparent electrode layers disposed in the second component area and connecting the auxiliary pixel circuits to the auxiliary display elements; a thin-film encapsulation layer disposed over the main display elements and the auxiliary display elements and comprising a first inorganic encapsulation layer, an organic encapsulation layer, and a second inorganic encapsulation layer; a touch buffer layer directly disposed on the thin-film encapsulation layer; and a touch electrode having a mesh structure disposed on the touch buffer layer; wherein at least one of light emitting areas of the auxiliary display elements does not overlap with the auxiliary pixel circuits in a plan view, and wherein the touch electrode has a hole in the second component area, and wherein the hole of the touch electrode in the second component area does not include any mesh structure of the touch electrode. 12 . The electronic device of claim 11 , wherein the main display elements include at least four main subpixels comprising a red main subpixel, a blue main subpixel and two green main subpixels, the red main subpixel and the blue main subpixel are arranged on a first row, the two green main subpixels are arranged on a second row, the auxiliary display elements include at least four auxiliary subpixels comprising a red auxiliary subpixel, a blue auxiliary subpixel and two green auxiliary subpixels, the red auxiliary subpixel and the blue auxiliary subpixel are arranged on the first row, and the two green auxiliary subpixels are arranged on the second row. 13 . The electronic device of claim 12 , wherein the four main subpixels are arranged at four vertexes of a virtual main parallelogram, and the four auxiliary subpixels are arranged at four vertexes of a virtual auxiliary parallelogram, and wherein the second component area and the main display area have a same resolution and a same pixel arrangement. 14 . The electronic device of claim 13 , wherein a resolution of the main display area is about 400 pixels per inch. 15 . The electronic device of claim 11 , wherein each of the auxiliary display elements and each of the main display elements are an organic light-emitting diode, the organic light-emitting diode includes a stack of a pixel electrode, an emission layer, and an opposite electrode. 16 . The electronic device of claim 11 , wherein the first component is a first camera, and wherein the second component is a second camera. 17 . The electronic device o

Assignees

Inventors

Classifications

  • Active-matrix OLED [AMOLED] displays · CPC title

  • comprising refractive means, e.g. lenses · CPC title

  • Peripheral sealing arrangements, e.g. adhesives, sealants · CPC title

  • Flexible substrates · CPC title

  • including organic TFTs [OTFT] · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12592179B2 cover?
A display panel includes a main display area, and a component area including a transmission area. The display panel includes a substrate including a groove disposed in the transmission area in a depth direction of the substrate; main display elements disposed above the substrate in the main display area; main pixel circuits electrically connected to the main display elements; and auxiliary disp…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10K59/352. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 31 2026 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).