Optoelectronic module configured to operate simultaneously at high-speed bit rate and low speed bit rate

US12587301B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12587301-B2
Application numberUS-202318158509-A
CountryUS
Kind codeB2
Filing dateJan 24, 2023
Priority dateJan 24, 2023
Publication dateMar 24, 2026
Grant dateMar 24, 2026

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The application relates to a unique optoelectronic module configured to operate simultaneously at high-speed bit rate and low speed bit rate, thanks to a reconfigurable system on a chip, i.e. a programmable unit on a chip. This reconfigurable system embeds the electronic circuitry of the low-speed channel(s), i.e. at least the driver when the link is a transmission channel, or at least the amplifier when the link is a receiver channel.

First claim

Opening claim text (preview).

The invention claimed is: 1 . An optoelectronic module, comprising: a host printed circuit board (PCB); an optoelectronic die, which is configured to an electronic processing of data signals at high-speed rate; at least one optoelectronic sub-assembly (OSA) that resides on the host PCB, said OSA comprising: at least one channel dedicated to transmission of data signals at high-speed rate, at least one channel dedicated to transmission of data signals at low-speed rate, at least one optical media and alignment means configured to align each active area of the optoelectronic die with the at least one optical media, a reconfigurable system on a chip (RSOC) that resides on the host PCB, which is configured to embed functions of electronic processing of the low-speed data signals and to control the electronic processing of both the high speed and low speed data signals, and wherein the RSOC can be remotely reconfigured through an optical path, which include a specific key data message, when received at the at least one channel dedicated to transmission of data signals at low-speed rate. 2 . The optoelectronic module according to claim 1 , wherein the OSA comprises a transmitter section (Tx) and a receiver section (Rx), one of the transmitter section (Tx) and of the receiver section (Rx) is configured to transmit data signals at high-speed data rate, whereas the other section is configured to receive a low speed data signals. 3 . The optoelectronic module according to claim 1 , wherein the module includes an optical fiber with an optical connector. 4 . The optoelectronic module according to claim 1 , wherein the OSA includes an optical fiber pigtail with one end is terminated with a ferrule accommodated and hold in a support that resides on the host PCB. 5 . The optoelectronic module according to claim 1 , wherein the electronic die comprises a driver configured to control an optoelectronic element of one of the data channels. 6 . The optoelectronic module according to claim 5 , wherein the optoelectronic element which is controlled by the driver is a Vertical Cavity Surface Emitting Laser (VCSEL). 7 . The optoelectronic module (according to claim 1 , wherein one of the data channels includes a photodiode as an optoelectronic element and an amplifier configured to amplify the photodiode. 8 . The optoelectronic module according to claim 1 , wherein low-speed data rate runs from DC to 10 Mbps and high speed data rate runs from 100 Mbps to 10 Gbps. 9 . The optoelectronic module according to claim 1 , wherein the RSOC includes a temperature compensation feature. 10 . The optoelectronic module (according to claim 1 , wherein the RSOC is configured to monitor the data channels based on the optical data received at one of the channels. 11 . The optoelectronic module according to claim 1 , wherein the host PCB is a part of a unique package including a cover which protects all the components that reside on the host PCB. 12 . The optoelectronic module according to claim 1 , wherein a single optical fibre is used for two channels, to both transmit and receive the high speed and low speed data signals, such that the module is configured as a bidirectional transceiver.

Assignees

Inventors

Classifications

  • H04B10/40Primary

    Transceivers · CPC title

  • Arrangements for monitoring or testing transmission systems; Arrangements for fault measurement of transmission systems · CPC title

  • Reconfigurable arrangements, e.g. reconfigurable optical add/drop multiplexers [ROADM] or tunable optical add/drop multiplexers [TOADM] · CPC title

  • Bidirectionally operating package structures · CPC title

  • H04J14/04Primary

    Mode multiplex systems · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12587301B2 cover?
The application relates to a unique optoelectronic module configured to operate simultaneously at high-speed bit rate and low speed bit rate, thanks to a reconfigurable system on a chip, i.e. a programmable unit on a chip. This reconfigurable system embeds the electronic circuitry of the low-speed channel(s), i.e. at least the driver when the link is a transmission channel, or at least the ampl…
Who is the assignee on this patent?
Radiall Usa Inc, Radiall Sa
What technology area does this patent fall under?
Primary CPC classification H04B10/40. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 24 2026 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).