Display panel, method for manufacturing the same, and display device

US12575295B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12575295-B2
Application numberUS-202117921329-A
CountryUS
Kind codeB2
Filing dateNov 9, 2021
Priority dateApr 19, 2021
Publication dateMar 10, 2026
Grant dateMar 10, 2026

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided is a display panel. The display panel includes a substrate; and an insulating layer disposed on the substrate, and an auxiliary electrode, a light-emitting layer, and a cathode layer that are stacked in sequence, the insulating layer being provided with a first via, and the auxiliary electrode and the cathode layer being lapped with each other in the first via; wherein an opening in a side, distal from the substrate, of the first via is of a polygonal shape, and the light-emitting layer forms a broken line at each edge of the opening.

First claim

Opening claim text (preview).

What is claimed is: 1 . A display panel, comprising: a substrate; and an insulating layer disposed on the substrate, and an auxiliary electrode, a light-emitting layer, and a cathode layer that are stacked in sequence, the insulating layer being provided with a first via, and the auxiliary electrode and the cathode layer being lapped with each other in the first via; wherein an opening in a side, distal from the substrate, of the first via is of a polygonal shape, and the light-emitting layer forms a broken line at each edge of the opening; wherein the opening comprises at least two strip-shaped sub-openings with extending directions being intersected with each other. 2 . The display panel according to claim 1 , wherein center points of the at least two sub-openings are coincident. 3 . The display panel according to claim 1 , wherein a length of an edge of the opening is less than or equal to 5 μm, and an area of the opening is greater than or equal to 50 μm 2 . 4 . The display panel according to claim 1 , wherein an included angle between a sidewall of the first via and a surface, proximal to the substrate, of the insulating layer ranges from 80 degrees to 90 degrees. 5 . The display panel according to claim 1 , wherein the opening has more than four edges. 6 . The display panel according to claim 1 , further comprising: an anode layer arranged in a same layer and made from a same material as the auxiliary electrode. 7 . The display panel according to claim 6 , further comprising: a thin-film transistor electrically connected to the anode layer, and a cathode signal line electrically connected to the auxiliary electrode. 8 . The display panel according to claim 7 , wherein the thin-film transistor comprises a first electrode electrically connected to the anode layer, the first electrode being one of a source electrode and a drain electrode; and the display panel further comprises a metal light-shielding layer disposed on the substrate and electrically connected to the first electrode. 9 . The display panel according to claim 8 , further comprising: a pixel defining layer disposed on a side, distal from the substrate, of the insulating layer, wherein the pixel defining layer is configured to define a plurality of pixel regions on the substrate and a non-pixel region disposed on a periphery of the pixel regions, the anode layer is disposed in the pixel regions, and the auxiliary electrode is disposed in the non-pixel region; wherein the insulating layer is further provided with a second via in the non-pixel region, and the anode layer is electrically connected to the first electrode by the second via. 10 . A method for manufacturing a display panel, comprising: providing a substrate; and forming an insulating layer, an auxiliary electrode, a light-emitting layer, and a cathode layer on the substrate; wherein the insulating layer is provided with a first via, the auxiliary electrode and the cathode layer are lapped with each other in the first via; and an opening in a side, distal from the substrate, of the first via is of a polygonal shape, and the light-emitting layer forms a broken line at each edge of the opening; wherein the opening comprises at least two strip-shaped sub-openings with extending directions being intersected with each other. 11 . A display device, comprising: a power supply assembly and a display panel, wherein power supply assembly is configured to supply power to the display panel, wherein the display panel comprises: a substrate; and an insulating layer disposed on the substrate, and an auxiliary electrode, a light-emitting layer, and a cathode layer that are stacked in sequence, the insulating layer being provided with a first via, and the auxiliary electrode and the cathode layer being lapped with each other in the first via; wherein an opening in a side, distal from the substrate, of the first via is of a polygonal shape, and the light-emitting layer forms a broken line at each edge of the opening; wherein the opening comprises at least two strip-shaped sub-openings with extending directions being intersected with each other. 12 . The display device according to claim 11 , wherein center points of the at least two sub-openings are coincident. 13 . The display device according to claim 11 , wherein a length of an edge of the opening is less than or equal to 5 μm, and an area of the opening is greater than or equal to 50 μm 2 . 14 . The display device according to claim 11 , wherein an included angle between a sidewall of the first via and a surface, proximal to the substrate, of the insulating layer ranges from 80 degrees to 90 degrees. 15 . The display device according to claim 11 , wherein the opening has more than four edges. 16 . The display device according to claim 11 , wherein the display panel further comprises: an anode layer arranged in a same layer and made from a same material as the auxiliary electrode. 17 . The display device according to claim 16 , wherein the display panel further comprises: a thin-film transistor electrically connected to the anode layer, and a cathode signal line electrically connected to the auxiliary electrode. 18 . The display device according to claim 17 , wherein the thin-film transistor comprises a first electrode electrically connected to the anode layer, the first electrode being one of a source electrode and a drain electrode; and the display panel further comprises a metal light-shielding layer disposed on the substrate and electrically connected to the first electrode.

Assignees

Inventors

Classifications

  • characterised by the electroluminescent [EL] layers · CPC title

  • Insulating layers formed between TFT elements and OLED elements · CPC title

  • Manufacture or treatment · CPC title

  • Interconnections, e.g. wiring lines or terminals · CPC title

  • Shielding, e.g. light-blocking means over the TFTs · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12575295B2 cover?
Provided is a display panel. The display panel includes a substrate; and an insulating layer disposed on the substrate, and an auxiliary electrode, a light-emitting layer, and a cathode layer that are stacked in sequence, the insulating layer being provided with a first via, and the auxiliary electrode and the cathode layer being lapped with each other in the first via; wherein an opening in a …
Who is the assignee on this patent?
Hefei Xinsheng Optoelectronics Technology Co Ltd, Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10K59/1201. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 10 2026 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).