Stretchable display device
US-2022122948-A1 · Apr 21, 2022 · US
US12557452B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12557452-B2 |
| Application number | US-202318345368-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 30, 2023 |
| Priority date | Jul 5, 2022 |
| Publication date | Feb 17, 2026 |
| Grant date | Feb 17, 2026 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present disclosure describes a stretchable display device and a method for manufacturing a stretchable display device. The device includes: a substrate, a pattern layer on the substrate and including plate patterns, and line patterns extending from the plate patterns. The device includes pixel circuits respectively disposed on the plate patterns, light-emitting elements respectively connected to the pixel circuits. The device further includes an extension line, a planarization layer, an auxiliary line disposed on the planarization layer and electrically connected to the extension line through a contact hole, and a connection pattern configured to electrically connect the light-emitting element and the auxiliary line through a contact hole in the planarization layer, and electrically connect the light-emitting element and the extension line through contact holes.
Opening claim text (preview).
The invention claimed is: 1 . A display device comprising: a stretchable lower substrate; a lower pattern layer disposed on the stretchable lower substrate and comprising a plurality of lower plate patterns, and a plurality of lower line patterns extending from the plurality of lower plate patterns; a plurality of pixel circuits respectively disposed on upper portions of the plurality of lower plate patterns; a lower planarization layer disposed on the plurality of pixel circuits; a plurality of light-emitting elements disposed on the lower planarization layer and respectively coupled to the plurality of pixel circuits; a lower extension line disposed on the lower planarization layer while extending to an upper portion of the lower line pattern and electrically connected to the pixel circuit; a first upper planarization layer disposed on the lower planarization layer and surrounds side surfaces of the plurality of light-emitting elements; an auxiliary line disposed on the first upper planarization layer and electrically connected to the lower extension line through a contact hole in the first upper planarization layer; a second upper planarization layer disposed on the first upper planarization layer; and a connection pattern configured to electrically connect the light-emitting element and the auxiliary line through a contact hole in the second upper planarization layer, and electrically connect the light-emitting element and the lower extension line through contact holes in the first upper planarization layer and the second upper planarization layer. 2 . The display device of claim 1 , wherein the light-emitting element comprises: a first semiconductor layer; an active layer disposed on the first semiconductor layer; a first electrode disposed on the first semiconductor layer spaced apart from the active layer; a second semiconductor layer disposed on the active layer; and a second electrode disposed on the second semiconductor layer. 3 . The display device of claim 2 , wherein the connection pattern electrically connects the second electrode, the auxiliary line, and the lower extension line. 4 . The display device of claim 2 , further comprising: a reflective layer disposed on a lower portion of the first semiconductor layer; and a bonding layer configured to bond the reflective layer and the first semiconductor layer. 5 . The display device of claim 1 , wherein the stretchable lower substrate further comprises a display area, and a non-display area in which a plurality of pads is disposed, and wherein a plurality of lower extension patterns is electrically connected to the plurality of pads. 6 . The display device of claim 1 , further comprising: an upper extension line disposed on the first upper planarization layer while extending along the lower extension line and electrically connected to the lower extension line. 7 . The display device of claim 6 , wherein the upper extension line is electrically connected to the lower extension line through a contact hole in the first upper planarization layer. 8 . The display device of claim 6 , further comprising: an intermediate layer provided on an upper portion of the lower line pattern and disposed between the lower extension line and the upper extension line. 9 . The display device of claim 8 , wherein the intermediate layer is made of a same material as the first upper planarization layer. 10 . A method of manufacturing a display device, the method comprising: forming a plurality of lower plate patterns and a plurality of lower line patterns on a stretchable lower substrate, the plurality of lower line patterns extending from the plurality of lower plate patterns; forming a plurality of pixel circuits and a lower planarization layer on upper portions of the plurality of lower plate patterns, the lower planarization layer being configured to cover the plurality of pixel circuits; forming a contact hole, through which some of the plurality of pixel circuits are exposed, in the lower planarization layer formed on the upper portions of the plurality of lower plate patterns, and forming a plurality of lower extension lines extending from an upper portion of a part of the exposed pixel circuit to the upper portions of the plurality of lower line patterns; disposing a plurality of light-emitting elements on the lower planarization layer formed on the upper portions of the plurality of lower plate patterns; forming a first upper planarization layer on the lower planarization layer to surround side surfaces of the plurality of light-emitting elements; forming a contact hole, through which a part of the lower extension line is exposed, in the first upper planarization layer, and forming an auxiliary line disposed on the first upper planarization layer and electrically connected to the lower extension line; forming a second upper planarization layer configured to cover an upper portion of the first upper planarization layer, upper portions of the plurality of light-emitting elements, and an upper portion of the auxiliary line; and forming a contact hole through which top surfaces of the plurality of light-emitting elements, a top surface of the auxiliary line, and a top surface of the lower extension line are exposed, and forming a connection pattern configured to couple the plurality of light-emitting elements, the auxiliary line, and the lower extension line. 11 . The method of manufacturing a display device of claim 10 , wherein the forming of the auxiliary line comprises forming an upper extension line disposed along the lower extension line together with the auxiliary line. 12 . A display device comprising: a substrate on which a plurality of subpixels are defined; a plurality of pixel circuits respectively disposed in each of the plurality of subpixels; a lower planarization layer disposed on the plurality of pixel circuits; a plurality of light-emitting elements disposed on the lower planarization layer and respectively connected to the plurality of pixel circuits; an extension line transmitting gate voltages to the plurality of subpixels, respectively; a first upper planarization layer disposed on the lower planarization layer and surrounding a lower portion of side surfaces of a light-emitting element of each of the plurality subpixels; an auxiliary line disposed on the first upper planarization layer and electrically connected to the extension line through a first contact hole in the first upper planarization layer; a second upper planarization layer disposed on the first upper planarization layer and configured to planarize an upper surface of the light-emitting element; and a connection pattern configured to electrically connect the light-emitting element and the auxiliary line through a second contact hole in the second upper planarization layer. 13 . The display device of claim 12 , wherein the lower extension line is disposed on a portion of the lower planarization layer, and the connection pattern is electrically connected to the lower extension line disposed on the lower planarization layer through a third contact hole in the first upper planarization layer and the second upper planarization layer. 14 . The display device of claim 12 , wherein the substrate comprises a display area, and a non-display area in which a pad is disposed, and wherein extension line is electrically connected to the pad.
Interconnections, e.g. lead-frames, bond wires or solder balls · CPC title
having reflecting means, e.g. semiconductor Bragg reflectors · CPC title
wherein the TFTs are in active matrices · CPC title
Interconnections, e.g. scanning lines · CPC title
of interconnections · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.