Logical channel groups for sidelink buffer status report forwarding

US12556965B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12556965-B2
Application numberUS-202217811557-A
CountryUS
Kind codeB2
Filing dateJul 8, 2022
Priority dateJul 8, 2022
Publication dateFeb 17, 2026
Grant dateFeb 17, 2026

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Various aspects of the present disclosure generally relate to wireless communication. In some aspects, a first network node may receive, from a second network node of the multi-hop sidelink network, a first sidelink communication comprising second buffer status information associated with the second network node, wherein the second buffer status information is associated with a second logical channel group (LCG) of a plurality of LCGs. The first network node may transmit, to a third network node of the multi-hop sidelink network, a sidelink buffer status report (BSR) indicative of the second buffer status information and first buffer status information associated with the first network node, wherein the first buffer status information is associated with a first LCG of the plurality of LCGs. Numerous other aspects are described.

First claim

Opening claim text (preview).

What is claimed is: 1 . An apparatus for wireless communication at a first network node, comprising: one or more memories; and one or more processors, coupled to the one or more memories, configured to cause the first network node to: receive, from a second network node of a multi-hop sidelink network, a first sidelink communication comprising second buffer status information associated with the second network node, wherein the second buffer status information is associated with a second logical channel group (LCG) of a plurality of LCGs; and transmit, to a third network node of the multi-hop sidelink network, a sidelink buffer status report (BSR) indicative of the second buffer status information and first buffer status information associated with the first network node, wherein: the first buffer status information is associated with a first LCG of the plurality of LCGs, the first LCG consists of a first set of logical channels and the second LCG consists of the first set of logical channels, the sidelink BSR comprises an aggregated BSR, the aggregated BSR comprises an aggregated buffer size indication associated with an LCG identifier corresponding to the first LCG based on the second LCG consisting of the first set of logical channels, and the aggregated buffer size indication indicates an aggregation of a first buffer size associated with the first buffer status information and a second buffer size associated with the second buffer status information. 2 . The apparatus of claim 1 , wherein the second buffer status information is indicated separately from the first buffer status information. 3 . The apparatus of claim 1 , wherein the one or more processors are further configured to cause the first network node to receive a sidelink configuration associated with the multi-hop sidelink network, wherein the sidelink configuration indicates the plurality of LCGs corresponding to the multi-hop sidelink network. 4 . The apparatus of claim 1 , wherein the second network node is downstream from the first network node and is associated with a first set of LCGs of the plurality of LCGs, the first set of LCGs comprising the second LCG, wherein a fourth network node is downstream from the first network node and is associated with a second set of LCGs of the plurality of LCGs, and wherein the first LCG comprises a union of the first set of LCGs and the second set of LCGs. 5 . The apparatus of claim 1 , wherein the one or more processors, to cause the first network node to transmit the sidelink BSR, are configured to cause the first network node to transmit a sidelink medium access control (MAC) control element (MAC CE). 6 . An apparatus for wireless communication at a first network node, comprising: one or more memories; and one or more processors, coupled to the one or more memories, configured to cause the first network node to: receive, from a second network node of a multi-hop sidelink network, a first sidelink communication comprising second buffer status information associated with the second network node, wherein the second buffer status information is associated with a second logical channel group (LCG) of a plurality of LCGs, wherein the second buffer status information indicates a total buffer size associated with the second LCG, and wherein the second LCG comprises a plurality of logical channels; determine that the second LCG is different from a first LCG of the plurality of LCGs; generate, based on determining that the second LCG is different from the first LCG, a buffer assignment by assigning at least a portion of the total buffer size to a respective logical channel of the second LCG; and transmit, to a third network node of the multi-hop sidelink network, a sidelink buffer status report (BSR) indicative of the second buffer status information and first buffer status information associated with the first network node, wherein the first buffer status information is associated with the first LCG, and wherein the sidelink BSR indicates the buffer assignment. 7 . The apparatus of claim 6 , wherein the one or more processors, to cause the first network node to generate the buffer assignment, are configured to cause the first network node to assign the total buffer size to a logical channel having a highest priority of a plurality of priorities corresponding to respective logical channels of the plurality of logical channels. 8 . The apparatus of claim 6 , wherein the one or more processors, to cause the first network node to generate the buffer assignment, are configured to cause the first network node to assign the total buffer size to a logical channel having a lowest priority of a plurality of priorities corresponding to respective logical channels of the plurality of logical channels. 9 . The apparatus of claim 6 , wherein the one or more processors, to cause the first network node to generate the buffer assignment, are configured to cause the first network node to assign each portion of a plurality of portions of the total buffer size to a respective logical channel of the plurality of logical channels, wherein each portion of the plurality of portions of the total buffer size matches each other portion of the plurality of portions of the total buffer size. 10 . The apparatus of claim 9 , wherein each portion of the plurality of portions of the total buffer size comprises: a respective portion of an upper bound of a range indicated in a buffer size mapping table, or a respective portion of a lower bound of the range, wherein the range corresponds to the total buffer size. 11 . An apparatus for wireless communication at a first network node, comprising: one or more memories; and one or more processors, coupled to the one or more memories, configured to cause the first network node to: transmit a sidelink configuration associated with a multi-hop sidelink network, wherein the sidelink configuration indicates a plurality of logical channel groups (LCGs) corresponding to the multi-hop sidelink network, wherein each LCG of the plurality of LCGs comprises a respective set of logical channels; and receive, from a second network node, a sidelink buffer status report (BSR) indicative of first buffer status information associated with the second network node and second buffer status information associated with a third network node, wherein: the first buffer status information is associated with a first LCG of the plurality of LCGs, the first LCG consists of a first set of logical channels and a second LCG consists of the first set of logical channels, the sidelink BSR comprises an aggregated BSR, the aggregated BSR comprises an aggregated buffer size indication associated with an LCG identifier corresponding to the first LCG based on the second LCG consisting of the first set of logical channels, and the aggregated buffer size indication indicates an aggregation of a first buffer size associated with the first buffer status information and a second buffer size associated with the second buffer status information. 12 . The apparatus of claim 11 , wherein the second buffer status information is indicated separately from the first buffer status information. 13 . The apparatus of claim 11 , wherein the one or more processors are further configured to cause the first network node to transmit a sidelink configuration associated with the multi-hop sidelink network, wherein the sidelink configuration indicates the plurality of LCGs corresponding to the multi-hop sidelink network. 14 . The apparatus of claim 11 , wherein the third network node is downstream from the second network node and is

Assignees

Inventors

Classifications

  • per individual bearer or channel (dynamic wireless traffic scheduling H04W72/12) · CPC title

  • between terminals via a wireless link, e.g. sidelink · CPC title

  • using buffer status reports (dynamic wireless traffic scheduling definition H04W72/12) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12556965B2 cover?
Various aspects of the present disclosure generally relate to wireless communication. In some aspects, a first network node may receive, from a second network node of the multi-hop sidelink network, a first sidelink communication comprising second buffer status information associated with the second network node, wherein the second buffer status information is associated with a second logical c…
Who is the assignee on this patent?
Qualcomm Inc
What technology area does this patent fall under?
Primary CPC classification H04W28/0278. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 17 2026 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 11 related publications on this page (citations in our corpus or others sharing the same primary CPC).