Display substrate, manufacturing method thereof, and display device

US12550556B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12550556-B2
Application numberUS-202218022541-A
CountryUS
Kind codeB2
Filing dateApr 22, 2022
Priority dateApr 22, 2022
Publication dateFeb 10, 2026
Grant dateFeb 10, 2026

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present disclosure provides a display substrate, a method for manufacturing the same, and a display device. The display substrate comprises a base substrate, at least four metal layers laminated in a direction away from the base substrate, a display region, a frame region arranged on at least one side of the display region, and a plurality of data lines are at least partially arranged in the display region, wherein, an insulating layer is provided between two adjacent the metal layers; in the frame region, the metal layer comprises a plurality of data signal leads; the data signal leads are coupled to the corresponding data lines; and orthographic projections of the data signal leads of at least two of the metal layers on the base substrate are at least partially overlapped.

First claim

Opening claim text (preview).

What is claimed is: 1 . A display substrate, comprising: a base substrate, at least four metal layers laminated in a direction away from the base substrate, a display region, a frame region arranged on at least one side of the display region, and a plurality of data lines are at least partially arranged in the display region, wherein an insulating layer is provided between two adjacent the metal layers; in the frame region, each of the at least four metal layers comprises a plurality of data signal leads; each of the plurality of data signal leads is coupled to a corresponding data lines; and orthographic projections of the data signal leads of at least two of the metal layers on the base substrate are at least partially overlapped; wherein the at least four metal layers comprise: a first gate metal layer, a second gate metal layer, a first source and drain metal layer, and a metal wiring layer which are successively arranged on the base substrate, wherein the first gate metal layer comprises a plurality of first data signal leads, the second gate metal layer comprises a plurality of second data signal leads, the first source and drain metal layer comprises a plurality of third data signal leads, and the metal wiring layer comprises a plurality of fourth data signal leads; wherein the orthographic projection of the second data signal leads on the base substrate partially overlaps the orthographic projection of the third data signal leads on the base substrate; wherein an overlapping area between the orthographic projection of data signal leads included in two non-adjacent metal layers on the base substrate is greater than an overlapping area between the orthographic projection of the second data signal leads on the base substrate and the orthographic projection of the third data signal leads on the base substrate. 2 . The display substrate according to claim 1 , further comprising a plurality of power lines arranged in the display region, wherein the plurality of power lines is arranged on the same layer as the third data signal leads. 3 . The display substrate according to claim 1 , further comprising a second source and drain metal layer, wherein the second source and drain metal layer is arranged on a side of the metal wiring layer away from the first source and drain metal layer; the data lines are arranged in the second source and drain metal layer. 4 . The display substrate according to claim 1 , wherein the orthographic projection of the first data signal leads on the base substrate partially overlaps the orthographic projection of the third data signal leads on the base substrate; the orthographic projection of the first data signal leads on the base substrate partially overlaps the orthographic projection of the fourth data signal leads on the base substrate; and the orthographic projection of the second data signal leads on the base substrate partially overlaps the orthographic projection of the fourth data signal leads on the base substrate. 5 . The display substrate according to claim 1 , wherein the orthographic projection of the first data signal leads on the base substrate does not overlap the orthographic projection of the second data signal leads on the base substrate, and the orthographic projection of the third data signal leads on the base substrate does not overlap the orthographic projection of the fourth data signal leads on the base substrate. 6 . The display substrate according to claim 5 , wherein a shortest distance between the orthographic projection of the first data signal leads on the base substrate and the orthographic projection of the second data signal leads on the base substrate is within a first distance range; the shortest distance between the orthographic projection of the third data signal leads on the base substrate and the orthographic projection of the fourth data signal leads on the base substrate is within a second distance range; and the first distance range is greater than or equal to 0.3 um and less than or equal to 0.8 um, and the second distance range is greater than or equal to 0.3 um and less than or equal to 0.8 um. 7 . The display substrate according to claim 4 , wherein the frame region comprises a first region, wherein in the first region, the first data signal leads comprise a first lead portion extending in a first direction, the second data signal leads comprise a second lead portion extending in the first direction, the third data signal leads comprise a third lead portion extending in the first direction, and the fourth data signal leads comprise a fourth lead portion extending in the first direction; the orthographic projection of the first lead portion on the base substrate partially overlaps the orthographic projection of the third lead portion on the base substrate; the orthographic projection of the first lead portion on the base substrate partially overlaps the orthographic projection of the fourth lead portion on the base substrate; and the orthographic projection of the second data signal leads on the base substrate partially overlaps the orthographic projection of the fourth data signal leads on the base substrate; in the first region, the region where the orthographic projection of the first lead portion on the base substrate overlaps with the orthographic projection of the third lead portion on the base substrate is a first overlapping region, the region where the orthographic projection of the first lead portion on the base substrate overlaps with the orthographic projection of the fourth lead portion on the base substrate is a second overlapping region, and the region where the orthographic projection of the second lead portion on the base substrate overlaps with the orthographic projection of the fourth lead portion on the base substrate is a third overlapping region; a maximum width of the first overlapping region in a second direction is within a first width range; the maximum width of the second overlapping region in the second direction is within a second width range; the maximum width of the third overlapping region in the second direction is within a third width range; the second direction intersects the first direction; and the first width range is greater than or equal to 0.2 um and less than or equal to 0.4 um, the second width range is greater than or equal to 0.2 um and less than or equal to 0.5 um, and the third width range is greater than or equal to 0.7 um and less than or equal to 1.6 um. 8 . The display substrate according to claim 3 , wherein the frame region comprises a first region, wherein in the first region, the second data signal leads comprise the second lead portion extending in the first direction and the third data signal leads comprise the third lead portion extending in the first direction; the orthographic projection of the second lead portion on the base substrate partially overlaps the orthographic projection of the third lead portion on the base substrate; the region where the orthographic projection of the second lead portion on the base substrate overlaps with the orthographic projection of the third lead portion on the base substrate is a fourth overlapping region; the maximum width of the fourth overlapping region in the second direction is within a fourth width range; the second direction intersects the first direction; and the fourth width range is greater than or equal to 0.1 um and less than or equal to 0.5 um. 9 . The display substrate according to claim 4 , wherein the frame region comprises a first region, a first rounded corner region provided on a first side of the first region, and a second rounded corner region provided on a second side of the first region, wherein the first si

Assignees

Inventors

Classifications

  • Manufacture or treatment · CPC title

  • Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates · CPC title

  • H10K59/131Primary

    Interconnections, e.g. wiring lines or terminals · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12550556B2 cover?
The present disclosure provides a display substrate, a method for manufacturing the same, and a display device. The display substrate comprises a base substrate, at least four metal layers laminated in a direction away from the base substrate, a display region, a frame region arranged on at least one side of the display region, and a plurality of data lines are at least partially arranged in th…
Who is the assignee on this patent?
Chengdu Boe Optoelect Tech Co, Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10K59/1201. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 10 2026 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).