Voltage regulator control with scalable power stage

US12547233B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12547233-B2
Application numberUS-202318541537-A
CountryUS
Kind codeB2
Filing dateDec 15, 2023
Priority dateDec 15, 2023
Publication dateFeb 10, 2026
Grant dateFeb 10, 2026

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Apparatuses, devices, and systems for controlling power supply to a load are described. A system can include a power stage and a power management integrated circuit (PMIC). The PMIC can include a controller configured to determine a load is operating under a low power mode. The controller can, in response to the load operating under the low power mode, operate the PMIC to supply power to the load. The controller can determine the load is operating under a high power mode. The controller can, in response to the load operating under the high power mode, operate at least one of the PMIC and the power stage to supply power to the load.

First claim

Opening claim text (preview).

What is claimed is: 1 . A system comprising: a power stage including a first switching converter; and a power management integrated circuit (PMIC) comprising a controller and at least two switching converters, wherein the power stage is external to the PMIC, and the controller in the PMIC is configured to: determine a load is operating under a low power mode; in response to the load operating under the low power mode, operate the at least two switching converters in the PMIC to supply power to the load; detect a switch of the load from the low power mode to a high power mode; in response to the load switch from the low power mode to the high power mode: maintain operation of the at least two switching converters in the PMIC to supply power to the load; and activate operation of the first switching converter in the power stage external to the PMIC to supply power to the load; determine a predefined amount of handshaking time in which the at least two switching converters in the PMIC and the first switching converter in the power stage external the PMIC are activated has lapsed; and in response to lapse of the predefined amount of handshaking time: deactivate the at least two switching converters in the PMIC; and maintain operation of the first switching converter in the power stage external the PMIC to supply power to the load; determine a demand of the load exceeds a power demand threshold by a predefined factor; and in response to the load demand exceeding a power demand threshold by a predefined factor, operate the first switching converter in the power stage external to the PMIC, and the at least two switching converters in the PMIC to supply power to the load. 2 . The system of claim 1 , wherein the controller is configured to: in response to a power demand of the load being less than a predefined power demand threshold, determine that the load is operating under the low power mode; and in response to a power demand of the load being greater than a predefined power demand threshold, determine that the load is operating under the high power mode. 3 . The system of claim 1 , wherein the controller is configured to: measure a load current of the load; determine a first efficiency of the system corresponding to the PMIC and the load current; determine a second efficiency of the system corresponding to the power stage and the load current; identify a higher efficiency among the first efficiency and the second efficiency; in response to the first efficiency being identified as the higher efficiency, determine that the load is operating under the low power mode; and in response to the second efficiency being identified as the higher efficiency, determine that the load is operating under the high power mode. 4 . The system of claim 1 , wherein the controller is configured to: in response to an ambient temperature of the PMIC being less than a predefined temperature threshold, determine that the load is operating under the low power mode; and in response to the ambient temperature of the PMIC being greater than a predefined temperature threshold, determine that the load is operating under the high power mode. 5 . The system of claim 1 , wherein the controller is configured to: determine the load is in an idle mode; and in response to the load being in the idle mode, operate the at least two switching converters in the PMIC and deactivate the first switching converter in the power stage external to the PMIC to supply power to the load. 6 . A device comprising: a battery; a load; a power stage including a first switching converter; and a power management integrated circuit (PMIC) comprising a controller and at least two switching converters, wherein the power stage is external to the PMIC, and the controller in the PMIC is configured to: determine the load is operating under a low power mode; in response to the load operating under the low power mode, operate at least two switching converters in the PMIC to convert an input voltage from the battery into a first output voltage to supply power to the load; detect a switch of the load from the low power mode to a high power mode; in response to the load switch from the low power mode to the high power mode: maintain operation of the at least two switching converters in the PMIC to supply power to the load; and activate operation of the first switching converter in the power stage external to the PMIC to supply power to the load; determine a predefined amount of handshaking time in which the at least two switching converters in the PMIC and the first switching converter in the power stage external the PMIC are activated has lapsed; and in response to lapse of the predefined amount of handshaking time: deactivate the at least two switching converters in the PMIC; and maintain operation of the first switching converter in the power stage external the PMIC to supply power to the load; determine a demand of the load exceeds a power demand threshold by a predefined factor; and in response to the load demand exceeding a power demand threshold by a predefined factor, operate the first switching converter in the power stage external to the PMIC, and the at least two switching converters in the PMIC to convert the input voltage from the battery into a second output voltage to supply power to the load. 7 . The device of claim 6 , wherein the controller is configured to, in response to the load operating under the high power mode, operate the at least two switching converters in the PMIC and the first switching converter in the power stage external to the PMIC to supply power to the load. 8 . The device of claim 6 , wherein the controller is configured to, in response to the load operating under the high power mode, operate the first switching converter in the power stage external to the PMIC and deactivate the at least two switching converters in the PMIC to supply power to the load. 9 . The device of claim 6 , wherein the controller is configured to: detect a switch of the load from the low power mode to the high power mode; in response to the load switch from the low power mode to the high power mode: maintain operation of the at least two switching converters in the PMIC to supply power to the load; and activate operation of the first switching converter in the power stage external to the PMIC to supply power to the load; determine a predefined amount of time in which the at least two switching converters in the PMIC and the first switching converter in the power stage external the PMIC are activated has lapsed; and in response to lapse of the predefined amount of time: deactivate the at least two switching converters in the PMIC; and maintain operation of the first switching converter in the power stage external the PMIC to supply power to the load. 10 . The device of claim 6 , wherein the controller is configured to: in response to a power demand of the load being less than a predefined power demand threshold, determine that the load is operating under the low power mode; and in response to a power demand of the load being greater than a predefined power demand threshold, determine that the load is operating under the high power mode. 11 . The device of claim 6 , wherein the controller is configured to: measure a load current of the load; determine a first efficiency of the device corresponding to the PMIC and the load current; determine a second efficiency of the device corresponding to the power stage and the load current; identify a higher efficiency among the first efficiency and the second efficiency; in response to the first efficiency being

Assignees

Inventors

Classifications

  • with circuits adapted for supplying loads from the battery · CPC title

  • as a function of the requirements of the load, e.g. delay, temperature, specific voltage/current characteristic · CPC title

  • by lowering the supply or operating voltage · CPC title

  • G06F1/3206Primary

    Monitoring of events, devices or parameters that trigger a change in power modality · CPC title

  • G05F1/561Primary

    Voltage to current converters (amplifiers H03F) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12547233B2 cover?
Apparatuses, devices, and systems for controlling power supply to a load are described. A system can include a power stage and a power management integrated circuit (PMIC). The PMIC can include a controller configured to determine a load is operating under a low power mode. The controller can, in response to the load operating under the low power mode, operate the PMIC to supply power to the lo…
Who is the assignee on this patent?
Renesas Electronics America Inc
What technology area does this patent fall under?
Primary CPC classification G06F1/3206. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Feb 10 2026 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 9 related publications on this page (citations in our corpus or others sharing the same primary CPC).