Short-range communications apparatus, chip, and control method

US12537547B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12537547-B2
Application numberUS-202318192047-A
CountryUS
Kind codeB2
Filing dateMar 29, 2023
Priority dateSep 30, 2020
Publication dateJan 27, 2026
Grant dateJan 27, 2026

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A short-range communications apparatus, a chip, and a control method are disclosed. The apparatus includes: a gain unit, coupled to an antenna; a first radio frequency (RF) receive channel, coupled to the gain unit; a first baseband processor, coupled to the first RF receive channel, and configured to receive a first signal from the antenna through the first RF receive channel; a second RF receive channel, coupled to the gain unit; and a second baseband processor, coupled to the second RF receive channel, and configured to receive a second signal from the antenna through the second RF receive channel.

First claim

Opening claim text (preview).

What is claimed is: 1 . A short-range communications apparatus, comprising: at least one gain device, coupled to an antenna; a first radio frequency (RF) receive channel, coupled to the at least one gain device; a first baseband processor, coupled to the first RF receive channel, and configured to receive a first signal from the antenna through the first RF receive channel; a second RF receive channel, coupled to the at least one gain device; and a second baseband processor, coupled to the second RF receive channel, and configured to receive a second signal from the antenna through the second RF receive channel, wherein the at least one gain device comprises: a first low noise amplifier (LNA) and a power attenuator, wherein output port of the first LNA is separately coupled to the first RF receive channel and an input port of the power attenuator, and an input port of the first LNA is coupled to the antenna, and a first bypass switch is disposed between the second RF receive channel and the at least one gain device and is separately coupled to the input port of the power attenuator and an output port of the power attenuator, and is configured to selectively bypass the power attenuator. 2 . The apparatus according to claim 1 , wherein the first bypass switch is configured to selectively bypass the power attenuator based on whether a strength of the second signal is greater than a second threshold. 3 . The apparatus according to claim 1 , wherein a second bypass switch is disposed between the first LNA and the power attenuator, the second bypass switch is separately coupled to the input port of the first LNA and the output port of the first LNA, and the second bypass switch is configured to selectively bypass the first LNA. 4 . The apparatus according to claim 3 , wherein the first bypass switch is configured to selectively bypass the power attenuator based on whether a strength of the second signal is greater than a third threshold; the second bypass switch is configured to selectively bypass the first LNA based on whether the strength of the second signal is greater than a fourth threshold; and the third threshold is greater than the fourth threshold. 5 . The apparatus according to claim 1 , wherein the first LNA is disposed between a second LNA and the antenna; and the first LNA is integrated with the first RF receive channel, the first baseband processor, the second RF receive channel, and the second baseband processor. 6 . The apparatus according to claim 1 , wherein the second baseband processor is configured to control an off/on state of the first bypass switch. 7 . The apparatus according to claim 1 , wherein the first baseband processor is configured to control a gain level of the first LNA. 8 . The apparatus according to claim 1 , wherein the first RF receive channel comprises an internal LNA, a mixer, and/or a receive analog baseband (RX ABB). 9 . The apparatus according to claim 1 , wherein the second RF receive channel comprises an internal LNA, a mixer, and/or a receive analog baseband (RX ABB). 10 . A chip, comprising: a first radio frequency (RF) receive channel, coupled to at least one gain device, wherein the at least one gain device is coupled to an antenna; a first baseband processor, configured to receive a first signal from the antenna through the first radio frequency (RF) receive channel; a second RF receive channel, coupled to the at least one gain device; and a second baseband processor, configured to receive a second signal from the antenna through the second RF receive channel, wherein a first bypass switch is disposed between the second RF receive channel and the at least one gain device, wherein the second baseband processor is further configured to control the first bypass switch to selectively bypass the at least one gain device, wherein the at least one device comprises: a first LNA and a power attenuator, wherein an output port of the first LNA is separately coupled to the first RF receive channel and an input port of the power attenuator, and an input port of the first LNA is coupled to the antenna, wherein the first bypass switch is separately coupled to the input port of the power attenuator and an output port of the power attenuator; and the controlling of the first bypass switch to selectively bypass the at least one gain device comprises selectively bypassing the power attenuator. 11 . The chip according to claim 10 , wherein the second baseband processor is configured to control, based on whether a strength of the second signal is greater than a second threshold, the first bypass switch to selectively bypass the power attenuator. 12 . The chip according to claim 10 , wherein a second bypass switch is disposed between the first LNA and the power attenuator, and the second bypass switch is separately coupled to the input port of the first LNA and the output port of the first LNA; and the second baseband processor is further configured to: control the second bypass switch to selectively bypass the first LNA, and control the first bypass switch to selectively bypass the power attenuator. 13 . The chip according to claim 12 , wherein the second baseband processor is configured to control, based on whether a strength of the second signal is greater than a third threshold, the first bypass switch to selectively bypass the power attenuator; and the second baseband processor is configured to control, based on whether the strength of the second signal is greater than a fourth threshold, wherein the third threshold is greater than the fourth threshold, the second bypass switch to selectively bypass the first LNA. 14 . A control method, applied to a short-range communications apparatus, wherein the method comprises: receiving a first signal from an antenna through a first radio frequency (RF) receive channel, wherein the first RF receive channel is coupled to at least one gain device coupled to the antenna and a first low noise amplifier (LNA) that is coupled to the antenna via an input port, an output port of the first LNA being separately coupled to the first RF receive channel da put port of a power attenuator; receiving a second signal from the antenna through a second RF receive channel, wherein the second RF receive channel is coupled to the at least one gain device, and a first bypass switch is disposed between the second RF receive channel and the at least one gain device, and is separately coupled to the input port of the power attenuator and an output port of the power attenuator; and controlling the first bypass switch to selectively bypass the at least one gain device, wherein the controlling of the first bypass switch to selectively bypass the at least one gain device comprises selectively bypassing the power attenuator.

Assignees

Inventors

Classifications

  • with power amplifiers · CPC title

  • using switches for selecting the desired band (H04B1/0057 takes precedence) · CPC title

  • H04B1/0078Primary

    with a common intermediate frequency amplifier for the different intermediate frequencies, e.g. when using switched intermediate frequency filters · CPC title

  • H04B1/10Primary

    Means associated with receiver for limiting or suppressing noise or interference · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12537547B2 cover?
A short-range communications apparatus, a chip, and a control method are disclosed. The apparatus includes: a gain unit, coupled to an antenna; a first radio frequency (RF) receive channel, coupled to the gain unit; a first baseband processor, coupled to the first RF receive channel, and configured to receive a first signal from the antenna through the first RF receive channel; a second RF rece…
Who is the assignee on this patent?
Huawei Tech Co Ltd
What technology area does this patent fall under?
Primary CPC classification H04B1/0078. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 27 2026 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).