Logic drive using standard commodity programmable logic ic chips comprising non-volatile random access memory cells
US-2024380401-A1 · Nov 14, 2024 · US
US12525975B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12525975-B2 |
| Application number | US-202318495945-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 27, 2023 |
| Priority date | Oct 31, 2022 |
| Publication date | Jan 13, 2026 |
| Grant date | Jan 13, 2026 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Disclosed is a semiconductor integrated circuit device including: a switching transistor connected between a voltage input terminal where DC voltage is input and a voltage output terminal; a discharging transistor connected between the voltage output terminal and a ground point; an external terminal where a control signal of an external device is input; and a control circuit including a logic circuit and controlling and turning on or off the switching transistor and the discharging transistor based on the control signal. Upon the control signal input to the external terminal being at a first logic level, the logic circuit generates a signal that turns on the switching transistor and turns off the discharging transistor. Upon the control signal being at a second logic level, the logic circuit generates a signal that turns off the switching transistor and turns on the discharging transistor.
Opening claim text (preview).
The invention claimed is: 1 . A semiconductor integrated circuit device, comprising: a switching transistor that is connected between a voltage input terminal to which DC voltage is input and a voltage output terminal; a discharging transistor that is connected between the voltage output terminal and a ground point; an external terminal to which a control signal of an external device is input; and a control circuit that controls and turns on or off the switching transistor and the discharging transistor based on the control signal, wherein: the control circuit includes: a logic circuit; a voltage comparison circuit that compares a voltage at the voltage input terminal and a voltage at the voltage output terminal; and a back gate control circuit that prevents reverse current in the switching transistor, upon the control signal that is input to the external terminal being at a first logic level, the logic circuit generates a signal that controls the switching transistor to be turned on and controls the discharging transistor to be turned off, upon the control signal that is input to the external terminal being at a second logic level, the logic circuit generates a signal that controls the switching transistor to be turned off and controls the discharging transistor to be turned on, and upon a voltage at the voltage input terminal being higher than a voltage at the voltage input terminal according to an output signal of the voltage comparison circuit, the logic circuit controls the back gate control circuit to prevent the reverse current and generates a signal that turns off the switching transistor and the discharging transistor regardless of a logic level of the control signal. 2 . The semiconductor integrated circuit device according to claim 1 , wherein: the voltage comparison circuit and the logic circuit operate by taking a voltage at the voltage input terminal as a power supply voltage, the discharging transistor is an N-channel type MOS transistor, and a first pull-down resistor is provided between a gate terminal of the discharging transistor and the ground point. 3 . The semiconductor integrated circuit device according to claim 2 , wherein: the logic circuit includes an AND gate to which a first signal corresponding to an output signal of the voltage comparison circuit and a second signal corresponding to the control signal are input and that outputs a signal that is to be applied to a control terminal of the discharging transistor, and a second pull-down resistor is provided between the ground point and at least one input terminal of the AND gate. 4 . The semiconductor integrated circuit device according to claim 1 , further comprising: a resistor element that is connected in series to the discharging transistor.
characterised by logic function, e.g. AND, OR, NOR, NOT circuits (H03K19/003 - H03K19/01 take precedence) · CPC title
Gating switches, e.g. pass gates · CPC title
the output circuit comprising more than one controlled field-effect transistor · CPC title
Modifications for eliminating interference voltages or currents · CPC title
Electronic means for switching from one power supply to another power supply, e.g. to avoid parallel connection · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.