System for mutual inductance cancellation for H-type multilevel converters

US12500540B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12500540-B2
Application numberUS-202318501261-A
CountryUS
Kind codeB2
Filing dateNov 3, 2023
Priority dateNov 3, 2023
Publication dateDec 16, 2025
Grant dateDec 16, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A multi-phase power inverter for an electric propulsion system includes a plurality of H-type multilevel power converters arranged between a high-voltage DC power supply and an electric machine. Each of the plurality of H-type multilevel power converters is a solid-state integrated circuit (IC) that includes a positive DC power bus, a negative DC power bus, a neutral bus, and a plurality of semiconductor switches disposed in a stacked arrangement. The plurality of semiconductor switches is interconnected via the positive DC power bus, the negative DC power bus, and the neutral bus.

First claim

Opening claim text (preview).

What is claimed is: 1 . A multi-phase power inverter for an electric propulsion system, the multi-phase power inverter comprising: a plurality of H-type multilevel power converters arranged between a high-voltage DC power supply and an electric machine of the electric propulsion system, wherein each of the plurality of H-type multilevel power converters is arranged as a solid-state integrated circuit (IC) including: a positive DC power bus; a negative DC power bus; a neutral bus; a plurality of semiconductor switches disposed in a stacked arrangement; wherein the plurality of semiconductor switches includes a first semiconductor switch, a second semiconductor switch, a third semiconductor switch, a fourth semiconductor switch, a fifth semiconductor switch, and a sixth semiconductor switch; wherein the stacked arrangement includes a stack having: a first tier composed of the second semiconductor switch arranged to be coplanar with the fourth semiconductor switch; a second tier composed of the fifth semiconductor switch arranged to be coplanar with the sixth semiconductor switch; and a third tier composed of the first semiconductor switch arranged to be coplanar with the third semiconductor switch, wherein the first tier is arranged in parallel with the second tier; wherein the plurality of semiconductor switches are interconnected via the positive DC power bus, the negative DC power bus, and the neutral bus, wherein the first semiconductor switch is connected at a first node, the second semiconductor switch is connected to the first semiconductor switch at the first node, wherein the first semiconductor switch is arranged in series with the second semiconductor switch between the positive DC power bus and the negative DC power bus; wherein the third semiconductor switch is connected at a second node, the fourth semiconductor switch is connected to the third semiconductor switch at the second node, and wherein the third semiconductor switch is arranged in series with the fourth semiconductor switch between the positive DC power bus and the negative DC power bus; wherein the fifth semiconductor switch is connected at the first node, the sixth semiconductor switch is connected at the second node, and wherein the fifth semiconductor switch is arranged in series with the sixth semiconductor switch via the neutral bus; and a first AC bus connected to the first node; a second AC bus connected to the second node; a first heat sink adjoined to the positive DC power bus of the solid-state IC via a first direct bonded copper (DBC) substrate; and a second heat sink adjoined to the negative DC power bus of the solid-state IC via a second DBC substrate. 2 . The multi-phase power inverter as recited in claim 1 , wherein the positive DC power bus and the negative DC power bus are arranged on a first end of the H-type multilevel power converter, and wherein the first AC bus and the second AC bus are arranged on a second end of the H-type multilevel power converter. 3 . A multi-phase power inverter for an electric propulsion system, the multi-phase power inverter comprising: a plurality of H-type multilevel power converters arranged between a high-voltage DC power supply and an electric machine of the electric propulsion system, wherein each of the plurality of H-type multilevel power converters is arranged as a solid-state integrated circuit (IC) including: a positive DC power bus; a negative DC power bus; a neutral bus; a plurality of semiconductor switches disposed in a stacked arrangement; wherein the plurality of semiconductor switches includes a first semiconductor switch, a second semiconductor switch, a third semiconductor switch, a fourth semiconductor switch, a fifth semiconductor switch, and a sixth semiconductor switch; wherein the stacked arrangement includes a stack having: a first tier composed of the second semiconductor switch arranged to be coplanar with the fifth semiconductor switch that is arranged coplanar with the sixth semiconductor switch that is arranged coplanar with the fourth semiconductor switch; a second tier composed of a first AC bus and a second AC bus, wherein the first tier is arranged in parallel with the second tier; and a third tier composed of the first semiconductor switch arranged to be coplanar with the third semiconductor switch, wherein the second tier is arranged in parallel with the third tier; and wherein the plurality of semiconductor switches are interconnected via the positive DC power bus, the negative DC power bus, and the neutral bus; wherein the first semiconductor switch is connected at a first node, the second semiconductor switch is connected to the first semiconductor switch at the first node, wherein the first semiconductor switch is arranged in series with the second semiconductor switch between the positive DC power bus and the negative DC power bus; wherein the third semiconductor switch is connected at a second node, the fourth semiconductor switch is connected to the third semiconductor switch at the second node, and wherein the third semiconductor switch is arranged in series with the fourth semiconductor switch between the positive DC power bus and the negative DC power bus; wherein the fifth semiconductor switch is connected at the first node, the sixth semiconductor switch is connected at the second node, and wherein the fifth semiconductor switch is arranged in series with the sixth semiconductor switch via the neutral bus; and wherein the first AC bus is connected to the first node, and the second AC bus connected to the second node; and wherein a first heat sink is adjoined to the positive DC power bus of the solid-state IC via a first direct bonded copper (DBC) substrate; and wherein a second heat sink is adjoined to the negative DC power bus of the solid-state IC via a second DBC substrate. 4 . A multi-phase power inverter for an electric propulsion system, the multi-phase power inverter comprising: a plurality of H-type multilevel power converters arranged between a high-voltage DC power supply and an electric machine of the electric propulsion system, wherein each of the plurality of H-type multilevel power converters is arranged as a solid-state integrated circuit (IC) including: a positive DC power bus; a negative DC power bus; a neutral bus; a plurality of semiconductor switches disposed in a stacked arrangement; wherein the plurality of semiconductor switches includes a first semiconductor switch, a second semiconductor switch, a third semiconductor switch, a fourth semiconductor switch, a fifth semiconductor switch, and a sixth semiconductor switch; wherein the stacked arrangement includes a stack having: a first tier composed of the first semiconductor switch arranged to be coplanar with the second semiconductor switch; a second tier composed of the fifth semiconductor switch arranged to be coplanar with the sixth semiconductor switch, wherein the first tier is arranged in parallel with the second tier; and a third tier composed of the third semiconductor switch arranged to be coplanar with the fourth semiconductor switch, wherein the second tier is arranged in parallel with the third tier; and wherein the plurality of semiconductor switches are interconnected via the positive DC power bus, the negative DC power bus, and the neutral bus; wherein the first semiconductor switch is connected at a first node, the second semiconductor switch is connected to the first semiconductor switch at the first node, wherein the first semiconductor switch is arranged in series with the second semiconductor switch between the positive DC power bus and the negative DC power bus; wherein the third semiconductor switch is connected at a second node, the fourth semiconductor switch is connected to the third semiconductor switc

Assignees

Inventors

Classifications

  • Heat transfer by conduction from internal heat source to heat radiating structure (H05K7/20909 takes precedence) · CPC title

  • Physical arrangements or structures of drive train converters specially adapted for the propulsion motors of electric vehicles · CPC title

  • DC to AC converters · CPC title

  • H02P27/06Primary

    using DC to AC converters or inverters (H02P27/05 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12500540B2 cover?
A multi-phase power inverter for an electric propulsion system includes a plurality of H-type multilevel power converters arranged between a high-voltage DC power supply and an electric machine. Each of the plurality of H-type multilevel power converters is a solid-state integrated circuit (IC) that includes a positive DC power bus, a negative DC power bus, a neutral bus, and a plurality of sem…
Who is the assignee on this patent?
Gm Global Tech Operations Llc
What technology area does this patent fall under?
Primary CPC classification H02P27/06. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 16 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 11 related publications on this page (citations in our corpus or others sharing the same primary CPC).