Display substrate and display device
US-2023060545-A1 · Mar 2, 2023 · US
US12464914B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12464914-B2 |
| Application number | US-202218558269-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 29, 2022 |
| Priority date | Apr 29, 2022 |
| Publication date | Nov 4, 2025 |
| Grant date | Nov 4, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display substrate, a method for operating the same, and a display device are provided. The display substrate includes a base substrate and a display unit. In the sub-pixel of the display substrate, the light emitting device includes a first electrode including a first portion and a second portion spaced apart from each other; the display unit further includes a connection structure and a first transfer electrode, the connection structure is electrically connected with the first portion of the first electrode and the second portion of the first electrode, and includes a connection portion located in the non-light-emitting region; the first transfer electrode is electrically connected with the first pole of the driving transistor and includes a portion located in the non-light-emitting region, and the connection portion is electrically connected with the portion of the first transfer electrode located in the non-light-emitting region.
Opening claim text (preview).
What is claimed is: 1 . A display substrate, comprising: a base substrate; and a display unit, provided on the base substrate and comprising a display region and a non-light-emitting region, wherein the display region comprises a sub-pixel, and the sub-pixel comprises a driving transistor and a light-emitting device; the driving transistor is configured to control magnitude of a driving current flowing through the light-emitting device, and comprises a gate electrode, a first pole and a second pole; the light-emitting device is configured to receive the driving current and be driven by the driving current to emit light, and comprises a first electrode, wherein the first electrode comprises a first portion and a second portion that are spaced apart from each other; the display unit further comprises: a connection structure which is electrically connected to the first portion of the first electrode and the second portion of the first electrode, and comprises a connection portion in the non-light-emitting region; and a first transfer electrode which is electrically connected to the first pole of the driving transistor and comprises a portion located in the non-light-emitting region, wherein the connection portion is electrically connected, in the non-light-emitting region, to the portion of the first transfer electrode located in the non-light-emitting region; the first transfer electrode comprises: a first transfer portion which is in the display region and electrically connected to the first pole of the driving transistor; and a second transfer portion, being the portion of the first transfer electrode located in the non-light-emitting region; the display substrate further comprises a first signal line and a second signal line that are provided on the base substrate, the first signal line transmits a first scanning signal, the second signal line transmits a data signal, the first signal line extends along a first direction, and the second signal line extends along a second direction intersecting with the first direction, the second transfer portion extends along the first direction, and the first transfer portion extends along the second direction. 2 . The display substrate according to claim 1 , wherein the second transfer portion is electrically connected to the first transfer portion, the connection portion and the second transfer portion are in different layers, and the connection portion is electrically connected, in the non-light-emitting region, to the second transfer portion through a first via hole. 3 . The display substrate according to claim 2 , wherein the first transfer portion and the second transfer portion constitute a continuous and integrated structure. 4 . The display substrate according to claim 2 , wherein the display unit further comprises: a second transfer electrode, in the non-light-emitting region, wherein the second transfer electrode is between the connection portion and the second transfer portion in a direction perpendicular to the base substrate, and an orthographic projection of the second transfer electrode on the base substrate at least partially overlaps with both an orthographic projection of the connection portion on the base substrate and an orthographic projection of the second transfer portion on the base substrate; and the connection portion is electrically connected to the second transfer portion through the second transfer electrode. 5 . The display substrate according to claim 4 , wherein the display unit further comprises: an interlayer insulation layer, wherein in the direction perpendicular to the base substrate, the interlayer insulation layer is between the first electrode and the second transfer electrode; and the first electrode is electrically connected to the first pole of the driving transistor through an opening penetrating through the interlayer insulation layer along the direction perpendicular to the base substrate, and an orthographic projection of the first via hole on the base substrate is within an orthographic projection of the opening on the base substrate; the interlayer insulation layer is in the display region and not in the non-light-emitting region. 6 . The display substrate according to claim 5 , wherein an area of the orthographic projection of the opening on the base substrate is larger than an area of an orthographic projection of the sub-pixel on the base substrate. 7 . The display substrate according to claim 5 , wherein in an arrangement direction of the display region and the non-light-emitting region, a maximum width of the opening is larger than a maximum width of the sub-pixel. 8 . The display substrate according to claim 5 , wherein the orthographic projection of the opening on the base substrate is in the non-light-emitting region, and an area of the orthographic projection of the opening on the base substrate is smaller than an area of the non-light-emitting region. 9 . The display substrate according to claim 1 , wherein the connection structure comprises at least two extension portions, and the at least two extension portions comprise: a first extension portion which comprises a first end and a second end opposite to the first end, and extends from the display region to the non-light-emitting region, wherein the first end of the first extension portion is electrically connected to the first portion of the first electrode, and the second end of the first extension portion is in the non-light-emitting region; and a second extension portion which comprises a first end and a second end opposite to the first end, and extends from the display region to the non-light-emitting region, wherein the first end of the second extension portion is electrically connected to the second portion of the first electrode, and the second end of the second extension portion is in the non-light-emitting region; the connection portion is electrically connected to both the second end of the first extension portion and the second end of the second extension portion. 10 . The display substrate according to claim 9 , wherein the second end of the first extension portion comprises a first cuttable portion, and the second end of the second extension portion comprises a second cuttable portion; no conductive layer overlaps with the first cuttable portion in a direction perpendicular to the base substrate at a position which is on a side of the first cuttable portion close to the base substrate and is directly opposite to the first cuttable portion, and no conductive layer overlaps with the second cuttable portion in the direction perpendicular to the base substrate at a position which is on a side of the second cuttable portion close to the base substrate and is right opposite to the second cuttable portion. 11 . The display substrate according to claim 9 , wherein the sub-pixel further comprises a data writing transistor, and the data writing transistor is configured to transmit the data signal to the driving transistor under control of the first scanning signal; and a maximum width of a space between the first portion of the first electrode and the second portion of the first electrode in the second direction is smaller than a maximum width of the connection portion in the second direction. 12 . The display substrate according to claim 9 , wherein the first portion, the second portion, the first extension portion, the second extension portion and the connection portion are a continuous integrated structure. 13 . The display substrate according to claim 11 , further comprising: a first power supply line which is electrically connected to a first voltage termina
Details of timing specific for flat panels, other than clock recovery · CPC title
forming a memory circuit, e.g. a dynamic memory with one capacitor · CPC title
Layout of electrodes and connections · CPC title
with pixel circuitry controlling the current through the light-emitting element · CPC title
Insulating layers formed between TFT elements and OLED elements · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.