Surface acoustic wave wafer level packages with organic solderability preservative coating layers and manufacturing methods thereof

US12451862B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12451862-B2
Application numberUS-202117348154-A
CountryUS
Kind codeB2
Filing dateJun 15, 2021
Priority dateJul 6, 2020
Publication dateOct 21, 2025
Grant dateOct 21, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A surface acoustic wave wafer level package includes a substrate, an interdigital transducer (IDT) formed on the substrate, a sidewall formed on the substrate along a periphery of the IDT, a cover formed above the sidewall and the IDT to form a hollow above the IDT with the sidewall, a connection electrode formed on the substrate and extending outward from a periphery of the sidewall, a connection terminal electrically connected to a part of the connection electrode which extends outward from the periphery of the sidewall, and an organic solderability preservative coating layer formed on at least a top surface of the connection terminal.

First claim

Opening claim text (preview).

What is claimed is: 1. A surface acoustic wave (SAW) wafer level package comprising: a substrate; an interdigital transducer (IDT) formed on the substrate; a sidewall formed on the substrate along a periphery of the IDT; a cover formed above the sidewall and the IDT to form a hollow above the IDT with the sidewall; a connection electrode formed on the substrate, electrically connected to the IDT, and extending outward from a periphery of the sidewall; a connection terminal electrically connected to a part of the connection electrode which extends outward from the periphery of the sidewall, formed throughout one outer side surface of the sidewall and one outer side surface of the cover and a part of a top surface of the cover, and having a top surface formed to be higher than the top surface of the cover; and an organic solderability preservative (OSP) coating layer formed on the top surface and a side surface of the connection terminal, wherein the OSP coating layer is formed along to the side surface of the connection terminal and the OSP coating layer directly contacts a part of the connection electrode extending outward from the periphery of the sidewall.

Assignees

Inventors

Classifications

  • for the manufacture of resonators or networks using surface acoustic waves · CPC title

  • consisting of mounting pads or bumps · CPC title

  • Constructional features of resonators using surface acoustic waves {(devices for manipulating acoustic surface waves in general G10K11/36)} · CPC title

  • H03H9/1092Primary

    the enclosure being defined by a cover cap mounted on an element forming part of the surface acoustic wave [SAW] device on the side of the IDT's · CPC title

  • of surface acoustic wave devices · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12451862B2 cover?
A surface acoustic wave wafer level package includes a substrate, an interdigital transducer (IDT) formed on the substrate, a sidewall formed on the substrate along a periphery of the IDT, a cover formed above the sidewall and the IDT to form a hollow above the IDT with the sidewall, a connection electrode formed on the substrate and extending outward from a periphery of the sidewall, a connect…
Who is the assignee on this patent?
Wisol Co Ltd
What technology area does this patent fall under?
Primary CPC classification H03H9/1092. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 21 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 9 related publications on this page (citations in our corpus or others sharing the same primary CPC).