Circuit device and oscillator

US12451841B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12451841-B2
Application numberUS-202418617758-A
CountryUS
Kind codeB2
Filing dateMar 27, 2024
Priority dateMar 28, 2023
Publication dateOct 21, 2025
Grant dateOct 21, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A circuit device includes: a first terminal and a second terminal coupled to a resonator; a third terminal; a fourth terminal; a first switch provided on a signal path between the first terminal and the third terminal; a second switch provided on a signal path between the second terminal and the fourth terminal; and a register configured to output a signal for controlling the first switch and the second switch to be turned on or off. In a first mode, the first switch and the second switch are turned off, a control signal is input to the third terminal, and a clock signal is output from the fourth terminal. In a second mode, the first switch and the second switch are turned on.

First claim

Opening claim text (preview).

What is claimed is: 1. A circuit device comprising: a first terminal and a second terminal coupled to a resonator; a third terminal; a fourth terminal to which a clock signal from an oscillation circuit is input; a first switch provided on a signal path between the first terminal and the third terminal; a second switch provided on a signal path between the second terminal and the fourth terminal; and a register configured to output a signal for controlling the first switch and the second switch to be turned on or off, wherein in a first mode, the first switch and the second switch are turned off, a control signal is input to the third terminal, and the clock signal is output from the fourth terminal, and in a second mode, the first switch and the second switch are turned on. 2. The circuit device according to claim 1 , further comprising: an amplifier circuit configured to amplify a signal from the first terminal and output the amplified signal to the second terminal. 3. The circuit device according to claim 1 , further comprising: the oscillation circuit configured to oscillate the resonator; an output buffer configured to receive an oscillation signal from the oscillation circuit and output the clock signal; and an input and output circuit provided on a signal path between the output buffer and the fourth terminal, controlled by the register, turned on in the first mode, and turned off in the second mode. 4. The circuit device according to claim 1 , further comprising: a first input and output circuit provided on a signal path between the third terminal and the register; and a second input and output circuit provided on a signal path between the fourth terminal and the register, wherein in a third mode, a setting value for controlling the first switch and the second switch is set to the register by communication using the third terminal and the fourth terminal. 5. The circuit device according to claim 4 , wherein in the third mode, the third terminal serves as a serial data terminal and the fourth terminal serves as a serial clock terminal. 6. The circuit device according to claim 4 , wherein the first mode is set based on an initial value of the register set at the time of power-on. 7. An oscillator comprising: a resonator; a circuit device coupled to the resonator; and a container accommodating the resonator and the circuit device, wherein the circuit device includes: a first terminal and a second terminal coupled to the resonator; a third terminal; a fourth terminal to which a clock signal from an oscillation circuit is input; a first switch provided on a signal path between the first terminal and the third terminal; a second switch provided on a signal path between the second terminal and the fourth terminal; and a register configured to output a signal for controlling the first switch and the second switch to be turned on or off, the container includes: a first external terminal coupled to the third terminal; and a second external terminal coupled to the fourth terminal, in a first mode, the first switch and the second switch are turned off, a control signal is input to the first external terminal, and the clock signal is output from the second external terminal, and in a second mode, the first switch and the second switch are turned on.

Assignees

Inventors

Classifications

  • the resonator being an acoustic wave device, e.g. SAW or BAW device · CPC title

  • H03B5/04Primary

    Modifications of generator to compensate for variations in physical values, e.g. power supply, load, temperature · CPC title

  • being a piezoelectric resonator (selection of piezoelectric material H10N30/00) · CPC title

  • and comprising means for varying the frequency by a variable voltage or current · CPC title

  • H03B5/364Primary

    the amplifier comprising field effect transistors (H03B5/366 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12451841B2 cover?
A circuit device includes: a first terminal and a second terminal coupled to a resonator; a third terminal; a fourth terminal; a first switch provided on a signal path between the first terminal and the third terminal; a second switch provided on a signal path between the second terminal and the fourth terminal; and a register configured to output a signal for controlling the first switch and t…
Who is the assignee on this patent?
Seiko Epson Corp
What technology area does this patent fall under?
Primary CPC classification H03B5/04. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 21 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).