Display panel and display device

US12449703B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12449703-B2
Application numberUS-202318561605-A
CountryUS
Kind codeB2
Filing dateFeb 9, 2023
Priority dateFeb 9, 2023
Publication dateOct 21, 2025
Grant dateOct 21, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided is a display panel. The display panel includes: a first substrate and a second substrate disposed opposite to each other, and a liquid crystal layer disposed between the first substrate and the second substrate; wherein the first substrate comprises a first base substrate, a plurality of first signal lines and a plurality of second signal lines disposed on a side, close to the second substrate, of the first substrate; and the second substrate comprises a second base substrate, and a shielding layer disposed on a side, close to the first substrate, of the second base substrate.

First claim

Opening claim text (preview).

What is claimed is: 1. A display panel, comprising: a first substrate and a second substrate disposed opposite to each other, and a liquid crystal layer disposed between the first substrate and the second substrate; wherein the first substrate comprises a first base substrate, a plurality of first signal lines and a plurality of second signal lines disposed on a side, close to the second substrate, of the first substrate, wherein the plurality of first signal lines are spaced apart in a first direction, the plurality of second signal lines are spaced apart in a second direction, and adjacent two of the first signal lines are insulatively intersected with adjacent two of the second signal lines to define a sub-pixel, the sub-pixel comprises a pixel electrode; and the second substrate comprises a second base substrate, and a shielding layer disposed on a side, close to the first substrate, of the second base substrate, wherein an orthographic projection of the shielding layer on the first base substrate covers an orthographic projection of the first signal lines on the first base substrate and covers an orthographic projection of the second signal lines on the first base substrate; wherein the first direction is intersected with the second direction, in the first direction, the pixel electrode comprises at least two domains and a first corner portion connecting two adjacent domains, the second signal line comprises at least two line body portions one-to-one corresponding to the at least two domains and a second corner portion corresponding to the first corner portion and connecting two adjacent line body portions, and a portion of the shielding layer covering the second signal line comprises at least two shielding body portions one-to-one corresponding to the at least two domains, and a third corner portion corresponding to the first corner portion and connecting adjacent two of the shielding body portions; an area of an orthographic projection of the second corner portion on the first base substrate is less than an area of an orthographic projection of the third corner portion on the first base substrate, and the orthographic projection of the second corner portion on the first base substrate is within the orthographic projection of the third corner portion on the first base substrate; and in the first direction, a height of a side, away from the pixel electrode, of the third corner portion is greater than a height of a side, away from the pixel electrode, of the second corner portion; and a height of a side, close to the pixel electrode, of the third corner portion is less than a height of a side, close to the pixel electrode, of the second corner portion. 2. The display panel according to claim 1 , wherein in the first direction, the height of the side, close to the pixel electrode, of the second corner portion is equal to the height of the side, away from the pixel electrode, the second corner portion; a difference between the height of the side, away from the pixel electrode, of the third corner portion and the height of side, away from the pixel electrode, of the second corner portion ranges from 0 to 1 μm; and a difference between the height of the side, close to the pixel electrode, of the third corner portion and the height of the side, close to the pixel electrode, of the second corner portion ranges from 0 to 1 μm. 3. The display panel according to claim 1 , wherein in the second direction, a width of the shielding layer is greater than a width of the second signal line; and a width of the third corner portion in the shielding layer is greater than a width of the shielding body portion, and a width of the second corner portion in the second signal line is equal to a width of the line body portion. 4. The display panel according to claim 3 , wherein in the second direction, a difference between the width of the shielding body portion and the width of the line body portion ranges from 2 μm to 3 μm; and a difference between the width of the third corner portion and the width of the second corner portion ranges from 3 μm to 4 μm. 5. The display panel according to claim 3 , wherein in the second direction, a width of a sharp corner of the third corner portion is equal to a width at any other place of the third corner portion other than the sharp corner. 6. The display panel according to claim 1 , wherein in the second direction, the shielding layer further comprises an auxiliary shielding portion disposed on at least one of two sides of the third corner portion, and the auxiliary shielding portion abuts at least one side of the third corner portion. 7. The display panel according to claim 6 , wherein in the first direction, two ends of the auxiliary shielding portion are coincident with two ends of the third corner portion respectively; a side, close to the third corner portion, of the auxiliary shielding portion is coincident with a side, close to the auxiliary shielding portion, of the third corner portion; and an orthographic projection of a side, away from the third corner portion, of the auxiliary shielding portion on the second base substrate is curvilinear to or rectilinear. 8. The display panel according to claim 7 , wherein the orthographic projection of the side, distal from the third corner portion, of the auxiliary shielding portion on the second base substrate is rectilinear; the side, away from the third corner portion, of the auxiliary shielding portion comprises a first straight line and a second straight line intersected with the first straight line in an extending direction; and in the second direction, sharp corners formed by the first straight line and the second straight line, sharp corners of the third corner portion, and sharp corners of the second corner portion are on a same horizontal line and oriented in a same direction. 9. The display panel according to claim 7 , wherein an orthographic projection of the side, distal from the third corner portion, of the auxiliary shielding portion on the second base substrate is curvilinear; the side, distal from the third corner portion, of the auxiliary shielding portion comprises a curve; and in the second direction, a concave point of the curve is on a same horizontal line as sharp corners of the third corner portion and sharp corners of the second corner portion, and a concave direction of the curve is in a same direction as orientation directions of the sharp corners of the third corner portion and orientation directions of the sharp corners of the second corner portion. 10. The display panel according to claim 9 , wherein for the auxiliary shielding portion disposed on a side, away from the pixel electrode, of the third corner portion, the concave point of the curve in the auxiliary shielding portion is connected to the sharp corner of the third corner portion. 11. The display panel according to claim 6 , wherein in the second direction, a maximum depth of the auxiliary shielding portion ranges from 0.5 to 1 times a target depth; wherein the target depth is a depth of the sharp corner of a side, close to the pixel electrode, of the third corner portion. 12. The display panel according to claim 1 , wherein the sharp corner of the second corner portion is formed by two straight lines; and an angle of the sharp corner formed by the two straight lines is greater than an angle of the sharp corner of the third corner portion. 13. A display panel, comprising: a first substrate and a second substrate disposed opposite to each other, and a liquid crystal layer disposed between the first substrate and the second substrate; wherein the first substrate comprises a first base substrate, a plurality of first sig

Assignees

Inventors

Classifications

  • Interconnections, e.g. scanning lines · CPC title

  • Wiring, e.g. gate line, drain line · CPC title

  • characterised by their geometrical arrangement · CPC title

  • Electrodes {(reflective electrodes G02F1/133553)} · CPC title

  • Shield electrodes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12449703B2 cover?
Provided is a display panel. The display panel includes: a first substrate and a second substrate disposed opposite to each other, and a liquid crystal layer disposed between the first substrate and the second substrate; wherein the first substrate comprises a first base substrate, a plurality of first signal lines and a plurality of second signal lines disposed on a side, close to the second s…
Who is the assignee on this patent?
Beijing Boe Optoelectronics Tech Co Ltd, Boe Technology Group Co Ltd, Beijing Boe Technology Dev Co Ltd
What technology area does this patent fall under?
Primary CPC classification G02F1/134309. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Oct 21 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).