Radar device and method for detecting hardware faults of a radar device

US12442894B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12442894-B2
Application numberUS-202217852794-A
CountryUS
Kind codeB2
Filing dateJun 29, 2022
Priority dateJul 7, 2021
Publication dateOct 14, 2025
Grant dateOct 14, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present disclosure relates to a radar device, including a transmitter circuit configured to generate an RF oscillator signal and to transmit an RF fault detection signal based on the RF oscillator signal, a receiver circuit configured to receive an RF reception signal based on the RF fault detection signal and to mix the RF reception signal with the RF oscillator signal in order to obtain a down-converted reception signal, and a fault detection circuit configured to detect a hardware fault of the radar device based on a phase of the down-converted reception signal.

First claim

Opening claim text (preview).

What is claimed is: 1. A radar device, comprising: a transmitter circuit configured to generate an RF oscillator signal and to transmit, during a first fault detection timeslot, a first RF fault detection signal derived from the RF oscillator signal and transmit, during a second fault detection timeslot, a second RF fault detection signal derived from the RF oscillator signal, wherein the first RF fault detection signal and the second RF fault detection signal have a predetermined frequency offset with respect to the RF oscillator signal; a receiver circuit configured to: receive the first RF fault detection signal as a first RF reception signal via antenna crosstalk coupling with the transmitter circuit, and mix the first RF reception signal with the RF oscillator signal in order to obtain a first down-converted reception signal, and receive the second RF fault detection signal as a second RF reception signal via antenna crosstalk coupling with the transmitter circuit, and mix the second RF reception signal with the RF oscillator signal in order to obtain a second down-converted reception signal; and a fault detection circuit configured to determine a first phase of the first down-converted reception signal, determine a second phase of the second down-converted reception signal, and detect a hardware fault of the radar device based on a difference between the first phase of the first down-converted reception signal and the second phase of the second down-converted reception signal, wherein the hardware fault includes at least one RF signal conduction breakage defect in a transmitter signal path of the transmitter circuit or in a receiver signal path of the receiver circuit. 2. The radar device as claimed in claim 1 , wherein the fault detection circuit is configured to determine the first phase of the first down-converted reception signal based on a discrete Fourier transformation of the first down-converted reception signal. 3. The radar device as claimed in claim 1 , wherein the fault detection circuit is configured to determine a discrete spectral component of the first down-converted reception signal that corresponds to the first RF fault detection signal based on a Goertzel algorithm and to detect the hardware fault based on a phase of the discrete spectral component. 4. The radar device as claimed in claim 1 , wherein the transmitter circuit is configured to generate the RF oscillator signal as a frequency-modulated continuous wave radar signal. 5. The radar device as claimed in claim 1 , wherein the transmitter circuit is configured to transmit the first RF fault detection signal and the second RF fault detection signal during predetermined fault detection timeslots associated with a fault detection mode. 6. The radar device as claimed in claim 5 , wherein the transmitter circuit is configured to transmit the RF oscillator signal as a radar signal for target acquisition outside of the predetermined fault detection timeslots. 7. The radar device as claimed in claim 1 , wherein the receiver circuit has a high-pass filter or a bandpass filter, and wherein the predetermined frequency offset lies within a passband of the high-pass filter or the bandpass filter. 8. The radar device as claimed in claim 1 , wherein the fault detection circuit is configured to: determine, as the first phase, a phase of a first spectral component of the first down-converted reception signal, the first spectral component corresponding to the predetermined frequency offset, determine, as the second phase, a phase of a second spectral component of the second down-converted reception signal, the second spectral component corresponding to the predetermined frequency offset, and determine whether or not the hardware fault is present based on evaluating a comparison value between the phase of the first spectral component and the phase of the second spectral component, including determining that the hardware fault is present based on the comparison value satisfying a threshold value. 9. The radar device as claimed in claim 8 , wherein the first fault detection timeslot and the second fault detection timeslot are successive fault detection timeslots. 10. The radar device as claimed in claim 1 , wherein the first fault detection timeslot and the second fault detection timeslot are successive fault detection timeslots, and wherein the fault detection circuit is configured to detect the hardware fault based on a comparison value between the first phase and the second phase exceeding a predetermined threshold value. 11. The radar device as claimed in claim 1 , wherein: the transmitter circuit comprises a first transmitting path and a second transmitting path and is configured to transmit the first RF fault detection signal via one the first transmitting path and transmit the second RF fault detection signal via the second transmitting path, wherein the receiver circuit is configured to receive the first RF fault detection signal as the first RF reception signal during the first fault detection timeslot, and receive the second RF fault detection signal as the second RF reception signal during the second fault detection timeslot. 12. The radar device as claimed in claim 1 , wherein: the transmitter circuit is configured to transmit the first RF fault detection signal via a first transmitting path during the first fault detection timeslot and to transmit the second RF fault detection signal via a second transmitting path during the second fault detection timeslot following the first fault detection timeslot, the receiver circuit is configured to receive the first RF fault detection signal as the first RF reception signal during the first fault detection timeslot and to mix the first RF fault detection signal with the RF oscillator signal in order to obtain the first down-converted reception signal, and to receive the second RF fault detection signal as the second RF reception signal during the second fault detection timeslot and to mix the second RF fault detection signal with the RF oscillator signal in order to obtain the second down-converted reception signal, and the fault detection circuit is configured to: during the first fault detection timeslot, determine, as the first phase, a phase of a signal component of the first down-converted reception signal that corresponds to the predetermined frequency offset, during the second fault detection timeslot, determine, as the second phase, a phase of a signal component of the second down-converted reception signal that corresponds to the predetermined frequency offset, and detect the hardware fault based on a difference between the first phase and the second phase satisfying a threshold. 13. The radar device as claimed in claim 1 , wherein the transmitter circuit has a transmitting antenna and the receiver circuit has a receiving antenna, and wherein the first RF fault detection signal and the second RF fault detection signal undergo crosstalk from the transmitting antenna to the receiving antenna for providing the first RF reception signal and the second RF reception signal to the receiver circuit, respectively. 14. The radar device as claimed in claim 1 , wherein the transmitter circuit and the receiver circuit are integrated in a common monolithic microwave integrated circuit (MMIC). 15. The radar device as claimed in claim 1 , wherein the RF signal conduction breakage defect is a solder joint defect. 16. The radar device as claimed in claim 1 , wherein the transmitter signal path includes: a first signal path through which the RF oscillator signal is provided

Assignees

Inventors

Classifications

  • involving particularities of FFT processing · CPC title

  • Extracting wanted echo-signals (Doppler systems G01S13/50) · CPC title

  • adapted for simultaneous range and velocity measurements · CPC title

  • Self-testing arrangements · CPC title

  • Detection of non-compliance or faulty performance, e.g. response deviations (H04B17/18 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12442894B2 cover?
The present disclosure relates to a radar device, including a transmitter circuit configured to generate an RF oscillator signal and to transmit an RF fault detection signal based on the RF oscillator signal, a receiver circuit configured to receive an RF reception signal based on the RF fault detection signal and to mix the RF reception signal with the RF oscillator signal in order to obtain a…
Who is the assignee on this patent?
Infineon Technologies Ag
What technology area does this patent fall under?
Primary CPC classification G01S7/4017. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Oct 14 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 7 related publications on this page (citations in our corpus or others sharing the same primary CPC).