Display device
US-2021020732-A1 · Jan 21, 2021 · US
US12426455B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12426455-B2 |
| Application number | US-202117242779-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 28, 2021 |
| Priority date | Aug 10, 2020 |
| Publication date | Sep 23, 2025 |
| Grant date | Sep 23, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display panel includes a first sub-display panel, a second sub-display panel adjacent to the first sub-display panel in a first direction, and a connection member electrically connecting the first sub-display panel to the second sub-display panel. The first sub-display panel includes a first pixel, a second pixel between and adjacent to the first pixel and the second sub-display panel, a first low power voltage line for transferring a power voltage to the first pixel, and a first gate line electrically connected to the first pixel and the second pixel, the second pixel receives the power voltage from the first low power voltage line, the second sub-display panel includes a third pixel adjacent to the first sub-display panel, and the third pixel is electrically connected to the first gate line.
Opening claim text (preview).
What is claimed is: 1. A display panel comprising: a first sub-display panel; a second sub-display panel adjacent to the first sub-display panel in a first direction; and a connection member electrically connecting the first sub-display panel to the second sub-display panel, wherein the first sub-display panel includes: a first pixel disposed in a first pixel area among the plurality of the pixel areas; a second pixel between and adjacent to the first pixel and the second sub-display panel, and disposed in a second pixel area among the plurality of the pixel areas; a first power voltage line for transferring a power voltage to the first pixel, extending in a second direction perpendicular to the first direction, and disposed in the first pixel area; and a first gate line electrically connected to the first pixel and the second pixel, the first gate line extending in the first direction, the second pixel receives the power voltage from the first power voltage line, the second sub-display panel includes a third pixel adjacent to the first sub-display panel, and the third pixel is electrically connected to the first gate line, wherein the third pixel is disposed only on one first side of the connection member, while the first and second pixels are disposed on only a second side of the connection member, which is opposite to the first side, wherein the first sub-display panel further includes a first connection pad disposed between and adjacent to the second pixel and the second sub-display panel, wherein the second sub-display panel further includes a second connection pad disposed between and adjacent to the third pixel and the first-sub display panel, wherein the connection member includes a plurality of conductive balls overlapping the first connection pad and the second connection pad, wherein the first connection pad is electrically connected to the first gate line, and wherein the conductive balls electrically connect the first connection pad and the second connection pad. 2. The display panel of claim 1 , wherein the first sub-display panel further includes a first power voltage transfer line, and the first power voltage transfer line is electrically connected to the first power voltage line through a contact hole. 3. The display panel of claim 2 , wherein the first power voltage transfer line and the first power voltage line are perpendicular to each other. 4. The display panel of claim 2 , wherein the second pixel receives the power voltage through the first power voltage transfer line. 5. The display panel of claim 2 , wherein the first pixel further includes a plurality of power voltage connection lines, and each of the power voltage connection lines is electrically connected to the first power voltage transfer line through a contact hole. 6. The display panel of claim 5 , wherein the power voltage connection lines are electrically connected to a cathode electrode of a light emitting device. 7. The display panel of claim 1 , wherein the second sub-display panel further includes: a fourth pixel adjacent to the third pixel and spaced apart from the first sub-display panel with the third pixel therebetween; a second low power voltage line for applying the power voltage to the fourth pixel; and a second gate line electrically connected to the first gate line, the third pixel, and the fourth pixel. 8. The display panel of claim 7 , wherein the second sub-display panel further includes a second power voltage transfer line, the second power voltage transfer line is electrically connected to the second power voltage line through a contact hole, and the third pixel receives the power voltage through the second power voltage transfer line. 9. The display panel of claim 8 , wherein the second power voltage transfer line and the second power voltage line are perpendicular to each other. 10. The display panel of claim 8 , wherein the second pixel further includes a plurality of power voltage connection lines, and each of the power voltage connection lines is electrically connected to the second power voltage transfer line through a contact hole. 11. The display panel of claim 10 , wherein the power voltage connection lines are electrically connected to a cathode electrode of a light emitting device. 12. The display panel of claim 1 , wherein the first connection pad and the second connection pad are spaced apart from each other. 13. The display panel of claim 12 , wherein the first connection pad and the second connection pad contact with the connection member. 14. The display panel of claim 13 , wherein the second connection pad is electrically connected to a second gate line electrically connected to the third pixel. 15. The display panel of claim 14 , wherein the first connection pad includes a conductive layer electrically connected to the first gate line, and the conductive layer has a thickness thicker than a thickness of the first gate line in a thickness direction. 16. The display panel of claim 15 , wherein the first connection pad further includes a via-insulating layer, and the via-insulating layer has a thickness thicker than the thickness of the conductive layer. 17. The display panel of claim 14 , wherein the second connection pad includes a conductive layer electrically connected to the second gate line, and the conductive layer has a thickness thicker than a thickness of the second gate line in a thickness direction. 18. The display panel of claim 17 , wherein the second connection pad further includes a via-insulating layer, and the via-insulating layer has a thickness thicker than the thickness of the conductive layer. 19. The display panel of claim 1 , wherein the connection member includes a conductive material. 20. The display panel of claim 1 , wherein the connection member includes an anisotropic conductive film. 21. A display device comprising: a gate driver; and a display panel disposed on one side of the gate driver and electrically connected to the gate driver, wherein the display panel includes: a first sub-display panel including a plurality of pixel areas; a second sub-display panel adjacent to the first sub-display panel in a first direction; and a connection member electrically connecting the first sub-display panel to the second sub-display panel, and the first sub-display panel includes: a first pixel disposed in a first pixel area among the plurality of the pixel areas; a second pixel between and adjacent to the first pixel and the second sub-display panel, and disposed in a second pixel area among the plurality of the pixel areas; a first power voltage line for transferring a power voltage to the first pixel, extending in a second direction perpendicular to the first direction, and disposed in the first pixel area; and a first gate line electrically connected to the gate driver, the first pixel, and the second pixel, the first gate line extending in the first direction, and wherein the second pixel receives the power voltage from the first power voltage line, the second sub-display panel includes a third pixel adjacent to the first sub-display panel, and the third pixel is electrically connected to the first gate line, wherein the third pixel is disposed only on one first side of the connection member, while the first and second pixels are disposed on only a second side of the connection member, which is opposite to the first side, wherein the first sub-display panel further includes a first connection pad disposed betw
between laterally-adjacent chips · CPC title
Package configurations · CPC title
comprising red-green-blue [RGB] subpixels · CPC title
using an active matrix · CPC title
Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00 · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.