Display panel and display device

US12426370B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12426370-B2
Application numberUS-202217858541-A
CountryUS
Kind codeB2
Filing dateJul 6, 2022
Priority dateDec 27, 2021
Publication dateSep 23, 2025
Grant dateSep 23, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided are a display panel and a display device. A peripheral circuit region is provided with a first pad group, a second pad group and multiple first signal lines. The first pad group includes a plurality of first pads, and the second pad group includes a plurality of second pads. An end of each of the plurality of the first signal lines adjacent to the first side is electrically connected to a respective one of the plurality of first pads, and an end of each of the plurality of the first signal lines adjacent to the second side is electrically connected to a respective one of the plurality of second pads.

First claim

Opening claim text (preview).

What is claimed is: 1. A display panel, comprising: a display region and a peripheral circuit region disposed at a periphery of the display region; and a first side and a second side opposite to each other, wherein the peripheral circuit region is provided with at least one first pad group, at least one second pad group and a plurality of first signal lines, each of the at least one first pad group comprises a plurality of first pads, and each of the at least one second pad group comprises a plurality of second pads; an end of each of the plurality of the first signal lines adjacent to the first side is electrically connected to a respective first pad, and an end of each of the plurality of the first signal lines adjacent to the second side is electrically connected to a respective second pad; wherein the peripheral circuit region is further provided with at least one first additional pad group, each of the at least one first additional pad group comprises a plurality of first additional pads, and each of the plurality of first additional pads is electrically connected to a respective one of the plurality of the first signal lines; and wherein a vertical distance between each of the at least one first additional pad group and the first side is greater than a vertical distance between each of the at least one first pad group and the first side; and a vertical distance between each of the at least one first additional pad group and the second side is greater than a vertical distance between each of the at least one second pad group and the second side; the display panel further comprises: a substrate, wherein the at least one first pad group, the at least one second pad group, the at least one first additional pad group and the plurality of first signal lines are all disposed on the substrate, wherein the first at least one pad group, the at least one second pad group and the at least one first additional pad group are all disposed in a first metal layer; the plurality of first signal lines are disposed in a signal line layer; and the first metal layer is disposed between the substrate and the signal line layer along a direction perpendicular to the substrate; and a plurality of connection lines, wherein one end of each of the plurality of connection lines is electrically connected to a respective one of the plurality of first signal lines, and the other end of each of the plurality of connection lines is electrically connected to a respective one of the plurality of first additional pads; the plurality of connection lines are disposed in a line changing layer; and along the direction perpendicular to the substrate, the line changing layer is disposed on a side of the first metal layer facing away from the substrate and is a layer different from the signal line layer. 2. The display panel according to claim 1 , wherein the line changing layer is disposed on a side of the signal line layer facing away from the substrate along the direction perpendicular to the substrate. 3. The display panel according to claim 2 , further comprising an anode, wherein the line changing layer is disposed between the signal line layer and the anode along the direction perpendicular to the substrate. 4. The display panel according to claim 2 , further comprising an anode disposed in the line changing layer. 5. The display panel according to claim 1 , wherein the line changing layer is disposed between the first metal layer and the signal line layer along the direction perpendicular to the substrate. 6. The display panel according to claim 5 , further comprising an anode, wherein the signal line layer is disposed between the line changing layer and the anode along the direction perpendicular to the substrate. 7. The display panel according to claim 1 , wherein the peripheral circuit region comprises a step region; and the plurality of first signal lines, the at least one first pad group, the at least one second pad group, and the at least one first additional pad group are all disposed in the step region. 8. The display panel according to claim 1 , wherein the peripheral circuit region comprises a step region and a step opposite side region, and the step region is opposite to the step opposite side region; and wherein the plurality of first signal lines, the at least one first pad group, the at least one second pad group and the at least one first additional pad group are all disposed in the step opposite side region. 9. The display panel according to claim 1 , wherein two first pad groups, two second pad groups and at least two first additional pad groups are provided; wherein the peripheral circuit region comprises a step region and a step opposite side region, and the step region is opposite to the step opposite side region; a part of the plurality of first signal lines, one of the two first pad groups, one of the two second pad groups, and at least one of the at least two first additional pad groups are disposed in the step region; and the other part of the plurality of first signal lines, the other one of the two first pad groups, the other one of the two second pad groups, and at least one of the at least two first additional pad groups are disposed in the step opposite side region. 10. The display panel according to claim 7 , further comprising: at least one second signal line disposed in the step opposite side region; at least one third pad group comprising at least one third pad; and at least one fourth pad group comprising at least one fourth pad, wherein an end of each of the at least one second signal line adjacent to the first side is electrically connected to a respective one of the at least one third pad, and an end of each of the at least one second signal line adjacent to the second side is electrically connected to a respective one of the at least one fourth pad; and at least one of the plurality of first signal lines transmits a same electric signal as the second signal line. 11. The display panel according to claim 10 , wherein the step opposite side region is further provided with at least one second additional pad group, each of the at least one second additional pad group comprises at least one second additional pad, and each of the at least one second additional pad is electrically connected to a respective one of the at least one second signal line; and a vertical distance between each of the at least one second additional pad group and the first side is greater than a vertical distance between each of the at least one third pad group and the first side; and a vertical distance between each of the at least one second additional pad group and the second side is greater than a vertical distance between each of the at least one fourth pad group and the second side. 12. The display panel according to claim 1 , wherein the plurality of first signal lines comprise a constant voltage signal line, and a voltage on the constant voltage signal line is a constant value. 13. The display panel according to claim 12 , wherein the plurality of first signal lines further comprise a switch control signal line and a test signal line. 14. The display panel according to claim 10 , wherein the at least one second signal line comprises a constant voltage signal line, and a voltage on the constant voltage signal line is a constant value. 15. The display panel according to claim 12 , wherein the constant voltage signal line comprises at least one of a reference voltage signal line, a positive power signal line, a negative power signal line, a high level signal line or a low level signal line. 16. The display panel according

Assignees

Inventors

Classifications

  • Interconnections for measuring or testing, e.g. probe pads · CPC title

  • Top-view layouts, e.g. mirror arrays · CPC title

  • relative to the surface, e.g. recessed, protruding · CPC title

  • Bond pads having multiple stacked layers · CPC title

  • H10D86/441Primary

    Interconnections, e.g. scanning lines · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12426370B2 cover?
Provided are a display panel and a display device. A peripheral circuit region is provided with a first pad group, a second pad group and multiple first signal lines. The first pad group includes a plurality of first pads, and the second pad group includes a plurality of second pads. An end of each of the plurality of the first signal lines adjacent to the first side is electrically connected t…
Who is the assignee on this patent?
Wuhan Tianma Micro Electronics Co Ltd, Wuhan Tianma Microelectronics Co Ltd Shanghai Branch
What technology area does this patent fall under?
Primary CPC classification H10D86/441. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 23 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).