Display panel and display device

US12417737B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12417737-B2
Application numberUS-202418807404-A
CountryUS
Kind codeB2
Filing dateAug 16, 2024
Priority dateAug 31, 2023
Publication dateSep 16, 2025
Grant dateSep 16, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided is a display panel. The display panel includes a pixel circuit and a driver circuit. The pixel circuit includes a drive module and a preset module. The preset module is configured to provide a preset signal for the drive module. The driver circuit is configured to provide a control signal for the preset module. At least part of the time period during which the display panel operates includes a transition phase. The transition phase is between the end of a retention frame of the first data refresh area and the start of a data write frame of the second data refresh area. Alternatively, the transition phase is between the end of a data write frame of the second data refresh area and the start of a retention frame of the first data refresh area.

First claim

Opening claim text (preview).

What is claimed is: 1. A display panel, comprising: a pixel circuit and a driver circuit, wherein the pixel circuit comprises a drive module and a preset module, the preset module is configured to provide a preset signal to the drive module, and the driver circuit is configured to provide a control signal to the preset module; and a first data refresh area and a second data refresh area, wherein a data refresh frequency of the first data refresh area is F1, a data refresh frequency of the second data refresh area is F2, and F1<F2; wherein at least part of a time period during which the display panel operates comprises a transition phase; the transition phase is between an end of a retention frame of the first data refresh area and a start of a data write frame of the second data refresh area; and during the transition phase, the preset signal changes from a first preset signal to a second preset signal, and the control signal controls the preset module to be turned off, or the transition phase is between an end of a data write frame of the second data refresh area and a start of a retention frame of the first data refresh area; and during the transition phase, the preset signal changes from a second preset signal to a first preset signal, and the control signal controls the preset module to be turned off. 2. The display panel of claim 1 , wherein: when the data write frame of the second data refresh area starts, the control signal controls the preset module to be turned on. 3. The display panel of claim 1 , wherein: when the retention frame of the first data refresh area starts, the control signal controls the preset module to be turned on. 4. The display panel of claim 1 , wherein: the pixel circuit comprises a data write module and a bias adjustment module; the data write module is connected to a first end of the drive module and is configured to provide a data signal to the drive module; and the bias adjustment module is connected to a second end of the drive module and is configured to provide a bias adjustment signal to the drive module; wherein the preset module is any one of the data write module and the bias adjustment module. 5. The display panel of claim 4 , wherein: the preset module is the bias adjustment module, and the preset signal is the bias adjustment signal; the drive module of the first data refresh area receives the first preset signal during the retention frame of the first data refresh area, and the drive module of the second data refresh area receives the second preset signal during the data write frame of the second data refresh area; and a voltage value of the first preset signal is not equal to a voltage value of the second preset signal. 6. The display panel of claim 4 , wherein: the preset module is the data write module, and the preset signal is the data signal; the drive module of the first data refresh area receives the first preset signal during the retention frame of the first data refresh area, and the drive module of the second data refresh area receives the second preset signal during the data write frame of the second data refresh area; and the transition phase is between the end of the retention frame of the first data refresh area and the start of the data write frame of the second data refresh area. 7. The display panel of claim 1 , wherein a duration of the transition phase is t1, a duration of the retention frame of the first data refresh area is tm, and a duration of the data write frame of the second data refresh area is ts, wherein t1, tm and ts satisfy at least one of: t1<tm, or t1<ts. 8. The display panel of claim 1 , wherein: a duration of the transition phase is t1; and in the data write frame of the second data refresh area, a time period during which the control signal controls the preset module to be turned on is tc1; wherein t1>tc1. 9. The display panel of claim 1 , wherein: a duration of the transition phase is t1; and in the retention frame of the first data refresh area, a time period during which the control signal controls the preset module to be turned on is tc2; wherein t1>tc2. 10. The display panel of claim 1 , wherein: the first data refresh area and the second data refresh area are arranged in a first direction; a time difference between time when control signals control the preset module to be turned on in retention frames of pixel circuits of two adjacent rows that extend in a second direction in the first data refresh area is Δt1, and the second direction intersects with the first direction; and a time difference between time when a control signal controls the preset module to be turned on in a retention frame of a pixel circuit of a last row that extends in the second direction in the first data refresh area and is adjacent to the second data refresh area and time when a control signal controls the preset module to be turned on in a data write frame of a pixel circuit of a first row that extends in the second direction in the second data refresh area and is adjacent to the first data refresh area is Δt0; wherein ΔT0>Δt1. 11. The display panel of claim 1 , wherein the first data refresh area and the second data refresh area are arranged in a first direction; a time difference between time when control signals control the preset module to be turned on in data write frames of pixel circuits of two adjacent rows that extend in the second direction in the second data refresh area is Δt2, and the second direction intersects with the first direction; and a time difference between time when a control signal controls the preset module to be turned on in a retention frame of a pixel circuit of a last row that extends in the second direction in the first data refresh area and is adjacent to the second data refresh area and time when a control signal controls the preset module to be turned on in a data write frame of a pixel circuit of a first row that extends in the second direction in the second data refresh area and is adjacent to the first data refresh area is Δt0; wherein Δ T0>Δt2. 12. A display device, comprising a display panel, wherein the display panel comprises: a pixel circuit and a driver circuit, wherein the pixel circuit comprises a drive module and a preset module, the preset module is configured to provide a preset signal to the drive module, and the driver circuit is configured to provide a control signal to the preset module; and a first data refresh area and a second data refresh area, wherein a data refresh frequency of the first data refresh area is F1, a data refresh frequency of the second data refresh area is F2, and F1<F2; wherein at least part of a time period during which the display panel operates comprises a transition phase; the transition phase is between an end of a retention frame of the first data refresh area and a start of a data write frame of the second data refresh area; and during the transition phase, the preset signal changes from a first preset signal to a second preset signal, and the control signal controls the preset module to be turned off, or the transition phase is between an end of a data write frame of the second data refresh area and a start of a retention frame of the first data refresh area; and during the transition phase, the preset signal changes from a second preset signal to a first preset signal, and the control signal controls the preset module to be turned off.

Assignees

Inventors

Classifications

  • Improving the luminance or brightness uniformity across the screen · CPC title

  • with pixel circuitry controlling the current through the light-emitting element · CPC title

  • G09G3/3225Primary

    using an active matrix · CPC title

  • G09G3/3208Primary

    organic, e.g. using organic light-emitting diodes [OLED] · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12417737B2 cover?
Provided is a display panel. The display panel includes a pixel circuit and a driver circuit. The pixel circuit includes a drive module and a preset module. The preset module is configured to provide a preset signal for the drive module. The driver circuit is configured to provide a control signal for the preset module. At least part of the time period during which the display panel operates in…
Who is the assignee on this patent?
Xiamen Tianma Display Tech Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/3225. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Sep 16 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).