Totem pole pfc with a surge protection circuit and surge protection method for a totem pole pfc
US-2024014732-A1 · Jan 11, 2024 · US
US12401272B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12401272-B2 |
| Application number | US-202318211362-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 19, 2023 |
| Priority date | Jun 29, 2022 |
| Publication date | Aug 26, 2025 |
| Grant date | Aug 26, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A totem pole power factor correction circuit includes a detection module and a control unit. The detection module includes a first detection resistor and a first detection circuit. After a voltage difference between the two terminals of the first detection resistor is detected by the first detection circuit, an output voltage is generated. The control unit determines the operating state of the totem pole power factor correction circuit according to the output voltage. If the totem pole power factor correction circuit is in the normal working state, and the totem pole power factor correction circuit is in a steady state or the output power (or the input voltage) is increased or decreased, the control unit controls the on/off states of the corresponding switches in the totem pole power factor correction circuit according to the output voltage.
Opening claim text (preview).
What is claimed is: 1. A totem pole power factor correction circuit electrically coupled with an input power source, the totem pole power factor correction circuit comprising: a first bridge arm comprising a first bypass diode and a second bypass diode connected in series, wherein a connection point between the first bypass diode and the second bypass diode is a first node; a second bridge arm connected with the first bridge arm in parallel, wherein the second bridge arm comprises a first switch and a second switch connected in series, and a connection point between the first switch and the second switch is a second node; a third bridge arm connected with the first bridge arm in parallel, wherein the third bridge arm comprises a third switch and a fourth switch connected in series, and a connection point between the third switch and the fourth switch is a third node, wherein the third node is electrically connected with a second terminal of the input power source; a first inductor electrically connected between the first node and the second node; a detection module comprising a first detection resistor and a first detection circuit, wherein a first terminal of the first detection resistor, the first node and a first terminal of the first detection circuit are connected with each other, and a second terminal of the first detection resistor, a first terminal of the input power source and a second terminal of the first detection circuit are connected with each other, wherein a voltage difference between the first terminal and the second terminal of the first detection resistor is detected by the first detection circuit, and an output voltage is outputted from a third terminal of the first detection circuit; and a control unit electrically coupled with the third terminal of the first detection circuit, and controlling the first switch, the second switch, the third switch and the fourth switch, wherein when the output voltage is greater than or equal to an upper limit voltage threshold or the output voltage is smaller than or equal to a lower limit voltage threshold, at least the third switch and the fourth switch are turned off under control of the control unit. 2. The totem pole power factor correction circuit according to claim 1 , wherein the first detection circuit comprises an amplifier, a first resistor, a second resistor, a third resistor and a DC power supply, wherein an output terminal of the amplifier is electrically coupled with the third terminal of the first detection circuit, the first resistor is electrically connected between a negative input terminal of the amplifier and the first terminal of the first detection circuit, the second resistor is electrically connected between a positive input terminal of the amplifier and the second terminal of the first detection circuit, the third resistor is electrically connected between the negative input terminal of the amplifier and the output terminal of the amplifier, a positive terminal of the DC power supply is electrically coupled with the positive input terminal of the amplifier, and a negative terminal of the DC power supply is electrically connected with the second terminal of the first detection circuit and a ground terminal. 3. The totem pole power factor correction circuit according to claim 2 , wherein the first detection circuit further comprises a filtering resistor and a filtering capacitor, wherein the filtering resistor is electrically connected between the output terminal of the amplifier and the third terminal of the first detection circuit, and the filtering capacitor is electrically connected between the filtering resistor and the second terminal of the first detection circuit. 4. The totem pole power factor correction circuit according to claim 1 , wherein the first detection circuit further comprises a Zener diode, wherein an anode of the Zener diode is electrically connected with the second terminal of the first detection circuit, and a cathode of the Zener diode is electrically connected with the third terminal of the first detection circuit. 5. The totem pole power factor correction circuit according to claim 2 , wherein the first detection circuit further comprises a first divider resistor and a second divider resistor, wherein the first divider resistor is electrically connected between the positive input terminal of the amplifier and the positive terminal of the DC power supply, and the second divider resistor is electrically connected between the positive input terminal of the amplifier and the second terminal of the first detection circuit. 6. The totem pole power factor correction circuit according to claim 1 , wherein the first detection circuit further comprises a first clamping diode and a second clamping diode, wherein an anode of the first clamping diode is connected with the first terminal of the first detection circuit, a cathode of the first clamping diode is connected with the second terminal of the first detection circuit, an anode of the second clamping diode is connected with the second terminal of the first detection circuit, and a cathode of the second clamping diode is connected with the first terminal of the first detection circuit. 7. The totem pole power factor correction circuit according to claim 1 , wherein the totem pole power factor correction circuit further comprises a fourth bridge arm and a second inductor, wherein the fourth bridge arm is connected with the first bridge arm in parallel, and the fourth bridge arm comprises a fifth switch and a sixth switch connected in series, wherein a connection point between the fifth switch and the sixth switch is a fourth node, and the second inductor is electrically connected between the first node and the fourth node. 8. The totem pole power factor correction circuit according to claim 1 , wherein the totem pole power factor correction circuit further comprises a fourth bridge arm and a second inductor, wherein the fourth bridge arm is connected with the first bridge arm in parallel, and the fourth bridge arm comprises a fifth switch and a sixth switch connected in series, wherein a connection point between the fifth switch and the sixth switch is a fourth node, and the second inductor is electrically connected between the first terminal of the input power source and the fourth node. 9. The totem pole power factor correction circuit according to claim 1 , wherein the totem pole power factor correction circuit further comprises a fifth bridge arm, and the fifth bridge arm comprises a third bypass diode and a fourth bypass diode connected in series, wherein a connection point between the third bypass diode and the fourth bypass diode is a fifth node, and the fifth node is connected with the second terminal of the input power source. 10. The totem pole power factor correction circuit according to claim 9 , wherein the totem pole power factor correction circuit further comprises a fourth bridge arm and a second inductor, wherein the fourth bridge arm is connected with the first bridge arm in parallel, and the fourth bridge arm comprises a fifth switch and a sixth switch connected in series, wherein a connection point between the fifth switch and the sixth switch is a fourth node, and the second inductor is electrically connected between the first node and the fourth node. 11. The totem pole power factor correction circuit according to claim 9 , wherein the totem pole power factor correction circuit further comprises a fourth bridge arm and a second inductor, wherein the fourth bridge arm is connected with the first bridge arm in parallel, and the fourth bridge arm comprises a fifth switch and a sixth switch connected in series, wherein a connection point between the fift
in a bridge configuration · CPC title
Devices or circuits for detecting current in a converter · CPC title
with a plurality of power processing stages connected in parallel · CPC title
using a bridge converter comprising active switches · CPC title
Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.