Display module which prevents signal lines from being damaged and electronic deivce including the same

US12400604B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12400604-B2
Application numberUS-202418611700-A
CountryUS
Kind codeB2
Filing dateMar 21, 2024
Priority dateMar 26, 2019
Publication dateAug 26, 2025
Grant dateAug 26, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display panel may include a base, a circuit layer disposed on the base, an emission element layer disposed on the circuit layer, and an encapsulation layer disposed on the emission element layer. The base may include an island portion and a plurality of connecting portions and may be stretchable or extendable in a specific direction. The circuit layer may include a plurality of transistors and lines. An elongation of a material, which is included in a control electrode of each of the plurality of transistors, may be smaller than an elongation of a material included in the lines. The lines may be disposed on the connecting portions, and some of the lines may be overlapped with each other.

First claim

Opening claim text (preview).

What is claimed is: 1. A display module, comprising: a base including a plurality of unit portions, each of the plurality of unit portions including a first portion and a plurality of second portions extending from the first portion and connecting adjacent first portions; a gate pattern overlapped with the first portion, the gate pattern not extending over the plurality of second portions; a first insulating layer disposed on the gate pattern, the first insulating layer being overlapped with the first portion and comprising a first contact hole defined therein; a plurality of first lines which are disposed on the first insulating layer, each of the plurality of first lines being overlapped with at least one of the plurality of second portions, and at least one of the plurality of first lines being electrically connected to the gate pattern through the first contact hole; a second insulating layer disposed on the plurality of first lines; and a plurality of second lines which are disposed on the second insulating layer, each of the plurality of second lines being overlapped with at least one of the plurality of second portions, wherein the gate pattern comprises a first conductive material, and wherein the plurality of first lines and the plurality of second lines comprise a conductive material different from the first conductive material. 2. The display module of claim 1 , wherein at least one of the plurality of second portions, at least one of the plurality of first lines, and at least one of the plurality of second lines are overlapped with each other. 3. The display module of claim 2 , wherein, when viewed in a plan view, a width of each of the plurality of second lines is larger than a width of each of the plurality of first. 4. The display module of claim 3 , wherein at least one of the plurality of second lines is overlapped with at least two adjacent first lines of the plurality of first lines. 5. The display module of claim 4 , wherein the first conductive material has a first elongation and the conductive material has a second elongation greater than the first elongation. 6. The display module of claim 1 , further comprising: a first metal pattern disposed on the first insulating layer and overlapped with the first portion; and a second metal pattern disposed on the second insulating layer and overlapped with the first portion. 7. The display module of claim 6 , wherein the second insulating layer comprises a plurality of second contact holes defined therein, the second metal pattern is electrically connected to the first metal pattern through one of the plurality of second contact holes, and at least one of the plurality of second lines is electrically connected to the first metal pattern through another of the plurality of second contact holes. 8. The display module of claim 7 , further comprising: a third insulating layer disposed on the plurality of second lines; a plurality of third lines which are disposed on the third insulating layer, each of the plurality of third lines being overlapped with at least one of the plurality of second portions; and a third metal pattern disposed on the third insulating layer and overlapped with the first portion, wherein the third insulating layer comprises a third contact hole defined therein and the third metal pattern is electrically connected to the second metal pattern through the third contact hole. 9. The display module of claim 8 , further comprising: a fourth insulating layer disposed on the third metal pattern and the plurality of third lines; an anode electrode disposed on the fourth insulating layer; an emission layer disposed on the anode electrode; and a cathode electrode disposed on the emission layer. 10. The display module of claim 9 , wherein the fourth insulating layer comprises a fourth contact hole defined therein and the anode electrode is electrically connected to the third metal pattern through the fourth contact hole. 11. The display module of claim 9 , wherein the fourth insulating layer has a light shielding property. 12. The display module of claim 1 , further comprising: a scan driver; and a data driver, wherein the plurality of first lines comprise at least a portion of a data line receiving a data signal from the data driver, at least a portion of a scan line receiving a scan signal from the scan driver, and at least a portion of an emission control line receiving an emission control signal from the scan driver. 13. The display module of claim 12 , wherein the plurality of second lines comprise at least a portion of a first power line, which provides a first electric potential to one of a plurality of transistors in the first portion, and at least a portion of a second power line, which provides the first electric potential to at least one capacitor in the first portion. 14. The display module of claim 13 , further comprising: a third insulating layer disposed on the plurality of second lines; a plurality of third lines which are disposed on the third insulating layer, each of the plurality of third lines being overlapped with at least one of the plurality of second portions; a fourth insulating layer disposed on the plurality of third lines; an anode electrode disposed on the fourth insulating layer; an emission layer disposed on the anode electrode; and a cathode electrode disposed on the emission layer, wherein the plurality of third lines comprise at least a portion of a third power line, which provides a second electric potential different from the first electric potential to the cathode electrode, and at least a portion of an initializing power line, which provides an initialization potential to one of the plurality of transistors. 15. The display module of claim 13 , wherein the plurality of second portions comprise a first connecting portion extending in a first direction, a second connecting portion extending in a second direction crossing the first direction, a third connecting portion extending in a third direction opposite to the first direction, and a fourth connecting portion extending in a fourth direction opposite to the second direction, wherein the first power line is disposed on the first connecting portion or the third connecting portion, and wherein the second power line is disposed on the second connecting portion or the fourth connecting portion. 16. A display module, comprising: a base including a plurality of unit portions, each of the plurality of unit portions including a first portion and at least four second portions extending from the first portion; a plurality of transistors disposed on the first portion; a plurality of first lines disposed on the at least four second portions; a plurality of second lines each overlapped with a corresponding first line of the plurality of first lines; and a plurality of third lines each overlapped with a corresponding first line of the plurality of first lines and a corresponding second line of the plurality of second lines. 17. The display module of claim 16 , wherein each of the plurality of second lines is overlapped with at least two adjacent first lines of the plurality of first lines, and wherein, when viewed in a plan view, a width of each of the plurality of second lines is larger than a width of each of the plurality of first lines and a width of each of the plurality of third lines. 18. The display module of claim 16 , wherein each of the plurality of transistors comprises an input electrode, an output electrode, and a control electrode, wherein the con

Assignees

Inventors

Classifications

  • Flexible displays · CPC title

  • in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements · CPC title

  • flexible foldable or roll-able electronic displays, e.g. thin LCD, OLED · CPC title

  • the display being flexible, e.g. mimicking a sheet of paper, or rollable · CPC title

  • of OLED structures · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12400604B2 cover?
A display panel may include a base, a circuit layer disposed on the base, an emission element layer disposed on the circuit layer, and an encapsulation layer disposed on the emission element layer. The base may include an island portion and a plurality of connecting portions and may be stretchable or extendable in a specific direction. The circuit layer may include a plurality of transistors an…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/3266. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 26 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).