Using a multilevel neutral point clamped inverter

US12397658B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12397658-B2
Application numberUS-202318506448-A
CountryUS
Kind codeB2
Filing dateNov 10, 2023
Priority dateNov 10, 2023
Publication dateAug 26, 2025
Grant dateAug 26, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A vehicle system includes a first battery pack connected to a second battery pack via multi-level inverter. A motor is connected to the multi-level inverter. A controller is connected to the motor and the multi-level inverter. The multi-level inverter is a neutral point clamped inverter. The controller includes a memory storing instructions configured to cause the controller to control the multi-level inverter as a direct current (DC)-DC converter such that a circulating current passes through the motor, the first battery pack and the second battery pack.

First claim

Opening claim text (preview).

What is claimed is: 1. A vehicle system comprising; a first battery pack connected to a second battery pack via multi-level inverter, wherein the multi-level inverter includes three inverter legs, each inverter leg having a first transistor connecting a positive node to a high middle node, a second transistor connecting the high middle node to a AC output node of the inverter leg, a third transistor connecting the AC output node of the inverter leg to a low middle node, a fourth transistor connecting the low middle node to a negative node, a first diode connecting the high middle node to a neutral node, and a second diode connecting the low middle node to the neutral node; a motor connected to the multi-level inverter; and a controller connected to the motor and the multi-level inverter, the multi-level inverter being a neutral point clamped inverter, the controller including a memory storing instructions configured to cause the controller to control the multi-level inverter as a direct current (DC)-DC converter such that a circulating current passes through the motor, the first battery pack and the second battery pack. 2. The vehicle system of claim 1 , wherein each phase of the motor is connected to the AC output node of a corresponding inverter leg of the neutral point clamped inverter. 3. The vehicle system of claim 2 , wherein the motor is a four terminal motor, and wherein controlling the multi-level inverter as a DC-DC converter comprises for each inverter leg providing a first control signal to the first and third transistor, wherein the first control signal is inverted for the first transistor and a second control signal to the second and fourth transistor, wherein the second control signal is inverted for the second transistor, the first control signals and the second control signals controlling an open/closed state of the first, second, third and fourth transistor of the corresponding phase via pulse width modulation, and wherein the first control signal and the second control signal in each leg are phase shifted from another leg's first control signal and second control signal by 120 degrees. 4. The vehicle system of claim 2 , wherein the motor is a three terminal motor, and wherein controlling the multi-level inverter as a DC-DC converter comprises, for a first inverter leg, providing a first control signal to the first and third transistor of the first inverter leg wherein the first control signal is inverted for the first transistor, providing a second control signal to the second and fourth transistor of the first phase leg, wherein the second control signal is inverted for the second transistor, the first control signals and the second control signals controlling an open/closed state of the first, second, third and fourth transistor of the first inverter leg via pulse width modulation; for a second inverter leg, providing a third control signal to the first and third transistor of the second inverter leg wherein the third control signal is inverted for the first transistor, providing a fourth control signal to the second and fourth transistor of the second phase leg, wherein the fourth control signal is inverted for the second transistor, the third control signal and the fourth control signals controlling an open/closed state of the first, second, third and fourth transistor of the second inverter leg via pulse width modulation; wherein the first control signal and the third control signal are phase shifted by 180 degrees, and the second control signal and the fourth control signal are phase shifted by 180 degrees; and providing a fifth control signal to the first, second, third and fourth transistor of the third inverter leg, the fifth control signal setting the first, second, third, and fourth transistor of the third inverter leg to off for a duration of controlling the multi-level inverter as the DC-DC converter, wherein the third inverter leg is connected to a positive terminal of the battery pack. 5. The vehicle system of claim 1 , wherein the first battery pack and the second battery pack are connected in parallel, at one or both of a negative battery terminal and a positive battery terminal. 6. The vehicle system of claim 2 , wherein the first battery pack and the second battery pack are connected in series via a common node. 7. The vehicle system of claim 6 , wherein a neutral node connecting each phase of the motor is connected to the common node of the series connected battery packs. 8. The vehicle system of claim 6 , wherein a first phase terminal of the motor is connected to the common node of the series connected battery packs. 9. The vehicle system of claim 8 , wherein the motor is a three-terminal motor, a first inverter leg is a is physically disposed closer to the first battery pack and closer to the second battery pack than each of the second inverter leg and the third inverter leg, and wherein the first inverter leg is connected to a positive terminal of the battery pack during DC-DC converter operations. 10. The vehicle system of claim 2 , wherein the motor is a three-terminal motor, and wherein a first inverter leg of the three inverter legs of the multi-level inverter is connected to a positive DC bus via a first switch, a neutral return node of the first leg is connected to a neutral via a second switch, and connected to a positive terminal of the first battery pack via a third switch. 11. The vehicle system of claim 2 , wherein the first battery pack comprises of plurality of modules. 12. A method for transferring power between a first battery pack and a second battery pack of a vehicle system comprising: causing a controller to control a multi-level inverter as a direct current (DC)-DC converter such that a circulating current passes through the multi-level inverter, a motor, the first battery pack and the second battery pack, wherein the vehicle system comprises the first battery pack being connected to the second battery pack via a multi-level inverter, the motor connected to the multi-level inverter; and a motor controller connected to the motor and the multi-level inverter, the motor controller including a memory storing instructions configured to cause the vehicle system to implement the method; and wherein the multi-level inverter is a neutral point clamped inverter including three legs, each leg having a first transistor connecting a positive node to a high middle node, a second transistor connecting the high middle node to a AC output point of the inverter leg, a third transistor connecting the AC output point of the inverter leg to a low middle node, a fourth transistor connecting the low middle node to a negative node, a first diode connecting the high middle node to a neutral node of the DC Bus, and a second diode connecting the low middle node to the neutral node of the DC bus. 13. The method of claim 12 , wherein each phase of the motor is connected to the neutral point of one of the inverter legs of the neutral point clamped inverter. 14. The method of claim 12 , wherein the motor is a four terminal motor, and wherein controlling the multi-level inverter as a DC-DC converter comprises for each phase leg providing a first control signal to the first and third transistor, wherein the first control signal is inverted for the first transistor and a second control signal to the second and fourth transistor, wherein the second control signal is inverted for the second transistor, the first control signals and the second control signals controlling an open/closed state of the first, second, third and fourth transistor of the corresponding phase via pulse width modulation, and wherein the first contr

Assignees

Inventors

Classifications

  • for the simultaneous control of series or parallel connected semiconductor devices · CPC title

  • DC to DC converters · CPC title

  • of two or more battery modules · CPC title

  • Current source inverters · CPC title

  • Neutral point clamped inverters · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12397658B2 cover?
A vehicle system includes a first battery pack connected to a second battery pack via multi-level inverter. A motor is connected to the multi-level inverter. A controller is connected to the motor and the multi-level inverter. The multi-level inverter is a neutral point clamped inverter. The controller includes a memory storing instructions configured to cause the controller to control the mult…
Who is the assignee on this patent?
Gm Global Tech Operations Llc
What technology area does this patent fall under?
Primary CPC classification B60L50/66. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Tue Aug 26 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).