Display panel

US12389783B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12389783-B2
Application numberUS-202217671381-A
CountryUS
Kind codeB2
Filing dateFeb 14, 2022
Priority dateNov 30, 2018
Publication dateAug 12, 2025
Grant dateAug 12, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display panel may include a substrate, pixels, dummy pixels, and voltage lines. The substrate may include a first transmission region for light transmission and/or sound transmission, a non-display area surrounding the first transmission region, and a display area surrounding the non-display area. The pixels may be arranged on the display area and may emit light. The dummy pixels may be arranged on the non-display area, may include a first dummy pixel, and may emit no light. The voltage lines may transmit voltages to the pixels and the dummy pixels. The voltage lines may include a first voltage line and a second voltage line. The first voltage line may be spaced from the second voltage line, may be aligned with the second voltage line, and may overlap the first dummy pixel. The first transmission region may be positioned between the first voltage line and the second voltage line.

First claim

Opening claim text (preview).

What is claimed is: 1. A display panel comprising: a substrate including a first transmission region, a non-display area that surrounds the first transmission region, and a display area that surrounds the non-display area; emitting pixels arranged on the display area, including a first emitting pixel, and configured to emit light; dummy pixels arranged on the non-display area, including a first dummy pixel, and configured to emit no light; driving voltage lines configured to transmit driving voltages to the emitting pixels and the dummy pixels; and a first scan line extending in a first direction and crossing at least some of the driving voltage lines and overlapping at least some of dummy pixels, wherein the driving voltage lines extend in a second direction across the first direction and include a first driving voltage line and a second driving voltage line, the second driving voltage line is arranged in a line with the first driving voltage line along the second direction, wherein the first transmission region is positioned in the second direction between the first driving voltage line and the second driving voltage line, wherein the first driving voltage line overlaps the first dummy pixel, wherein the first scan line is continuously arranged in the non-display area, wherein the driving voltage lines further include a third driving voltage line, wherein the first driving voltage line and the second driving voltage line intersect a boundary of the non-display area once, and wherein the third driving voltage line intersects the boundary of the non-display area at least twice. 2. The display panel of claim 1 , wherein the dummy pixels surround the first transmission region. 3. The display panel of claim 1 , wherein the first emitting pixel comprises a pixel circuit and a display element, the pixel circuit comprising at least one transistor, the display element being electrically connected to the pixel circuit, wherein the first dummy pixel comprises a dummy pixel circuit comprising at least one dummy transistor, and wherein a structure of the pixel circuit is same as a structure of the dummy pixel circuit. 4. The display panel of claim 1 , further comprising electrode voltage lines intersecting the driving voltage lines and electrically connected to the driving voltage lines via contact holes to form a conductive mesh structure. 5. The display panel of claim 4 , wherein the dummy pixels include a second dummy pixel, wherein the electrode voltage lines include a first electrode voltage line and a second electrode voltage line, wherein the first electrode voltage line is spaced from the second electrode voltage line, is aligned with the second electrode voltage line, and overlaps the second dummy pixel, and wherein the first transmission region is positioned between the first electrode voltage line and the second electrode voltage line. 6. The display panel of claim 4 , wherein the first dummy pixel comprises a dummy pixel circuit, wherein the dummy pixel circuit comprises a driving thin-film transistor and a storage capacitor that overlaps the driving thin-film transistor, and wherein one electrode of the storage capacitor is one of the electrode voltage lines. 7. A display device comprising: a substrate including a first transmission region, a second transmission region, a non-display area that surrounds the first transmission region and the second transmission region, and a display area that surrounds the non-display area; electronic elements under the first transmission region and a second transmission region of the substrate; emitting pixels arranged on the display area, and configured to emit light; dummy pixels arranged on the non-display area, and configured to emit no light; and driving voltage lines configured to transmit driving voltages to the emitting pixels and the dummy pixels, wherein some of the dummy pixels are disposed between the first transmission region and the second transmission region 2 wherein the driving voltage lines include a first driving voltage line, a second driving voltage line, and a third driving voltage line, wherein the first driving voltage line and the second driving voltage line intersect a boundary of the non-display area once, and wherein the third driving voltage line intersects the boundary of the non-display area at least twice. 8. The display device of claim 7 , wherein the second transmission region is smaller than the first transmission region. 9. The display device of claim 8 , wherein the total number of dummy pixels that surround the first transmission region without surrounding the second transmission region is less than the total number of dummy pixels that surround the second transmission region without surrounding the first transmission region. 10. The display device of claim 8 , wherein the first transmission region and the second transmission region are disposed along a first direction, and wherein a width of the non-display area in a second direction across the first direction gradually decrease in the first direction between the first transmission region and the second transmission region. 11. The display device of claim 8 , wherein the first transmission region and the second transmission region are disposed along a first direction, and wherein a width of the non-display area in a second direction across the first direction between the first transmission region and the second transmission region is smaller than a width of the second transmission region in the second direction. 12. The display device of claim 7 , further comprising a third transmission region both spaced apart from the first transmission region and the second transmission region, the third transmission region is surrounded by the non-display area. 13. The display device of claim 7 , wherein the first driving voltage line is spaced from the second driving voltage line and is aligned with the second driving voltage line, wherein the first transmission region is positioned between the first driving voltage line and the second driving voltage line, and wherein the third driving voltage line is longer than each of the first driving voltage line and the second driving voltage line. 14. The display device of claim 13 , wherein dummy pixels include a first dummy pixel, and wherein the first driving voltage line overlaps the first dummy pixel. 15. The display device of claim 7 , further comprising electrode voltage lines intersecting the driving voltage lines and electrically connected to the driving voltage lines via contact holes to form a conductive mesh structure. 16. A display device comprising: a substrate including a first transmission region, a second transmission region, a non-display area that surrounds the first transmission region and the second transmission region, and a display area that surrounds the non-display area; electronic elements under the first transmission region and a second transmission region of the substrate; emitting pixels arranged on the display area, and configured to emit light; dummy pixels arranged on the non-display area, and configured to emit no light; and driving voltage lines configured to transmit driving voltages to the emitting pixels and the dummy pixels, wherein the dummy pixels surround the first transmission region and the second transmission region, wherein the driving voltage lines include a first driving voltage line, a second driving voltage line, and a third driving voltage line, wherein the first driving voltage line and the second driving voltage line intersec

Assignees

Inventors

Classifications

  • the pixel elements being capacitors · CPC title

  • the pixel elements being TFTs · CPC title

  • H10K59/131Primary

    Interconnections, e.g. wiring lines or terminals · CPC title

  • Pixel-defining structures or layers, e.g. banks · CPC title

  • with pixel circuitry controlling the current through the light-emitting element · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12389783B2 cover?
A display panel may include a substrate, pixels, dummy pixels, and voltage lines. The substrate may include a first transmission region for light transmission and/or sound transmission, a non-display area surrounding the first transmission region, and a display area surrounding the non-display area. The pixels may be arranged on the display area and may emit light. The dummy pixels may be arran…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10K59/131. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 12 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).