Modulation index improvement by intelligent battery
US-2019288535-A1 · Sep 19, 2019 · US
US12370924B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12370924-B2 |
| Application number | US-202318347874-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 6, 2023 |
| Priority date | Jul 6, 2023 |
| Publication date | Jul 29, 2025 |
| Grant date | Jul 29, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A multi-level inverter control system includes a power storage system having a high voltage terminal, a low voltage terminal, and an intermediate voltage terminal. The intermediate voltage terminal is at a voltage between the high voltage terminal and the low voltage terminal. A multi-level inverter includes a plurality of switches, a high voltage input connected to the high voltage terminal, a low voltage input connected to the low voltage terminal, and an intermediate voltage input connected to the intermediate voltage terminal. A controller is controllably coupled to the multi-level inverter. The controller includes at least a processor and a memory. The memory stores instructions configured to cause the controller to operate the multi-level inverter in a three-level inverter mode, a full power two-level inverter mode, a first partial power two-level inverter mode and a second partial power two-level inverter mode.
Opening claim text (preview).
What is claimed is: 1. A multi-level inverter control system comprising: a power storage system having a high voltage terminal, a low voltage terminal, and an intermediate voltage terminal, wherein the intermediate voltage terminal is at a voltage between the high voltage terminal and the low voltage terminal; a multi-level inverter including a plurality of switches, a high voltage input connected to the high voltage terminal, a low voltage input connected to the low voltage terminal, and an intermediate voltage input connected to the intermediate voltage terminal; and a controller controllably coupled to the multi-level inverter, the controller including at least a processor and a memory, the memory storing instructions configured to cause the controller to operate the multi-level inverter in a three-level inverter mode, a full power two-level inverter mode, a first partial power two-level inverter mode and a second partial power two-level inverter mode; and wherein the controller is configured to balance a battery system connected to the multi-level inverter, the battery system including a plurality of cells and the cells are divided into a first group and a second group, wherein a voltage differential between the low voltage terminal and the intermediate voltage terminal is a voltage of the first group and a voltage differential between the intermediate terminal and the high voltage terminal is the voltage of the second group by placing the multi-level inverter in the first partial power two-level inverter mode and discharging the first group until a charge threshold is reached; placing the multi-level inverter in the second partial power two-level inverter mode and discharging the second group until the charge threshold is reached; and alternating operations between the first partial power mode and the second partial power mode thereby maintaining a balance between the first set of cells and a second set of cells. 2. The multi-level inverter control system of claim 1 , wherein the power storage system is a battery including a plurality of cells and the cells are divided into a first group of cells and a second group of cells, wherein a voltage differential between the low voltage terminal and the intermediate voltage terminal is a voltage of the first group of cells and a voltage differential between the intermediate terminal and the high voltage terminal is the voltage of the second group of cells. 3. The multi-level inverter control system of claim 2 , wherein the voltage differential of the first group of cells and the voltage differential of the second group of cells is identical. 4. The multi-level inverter control system of claim 3 , wherein the memory further includes instructions for identifying a cell fault in a cell in one of the first group of cells and the second group of cells and instructions for responding to the identified cell fault by operating the multilevel inverter in the first partial power two-level inverter mode when the identified cell fault is in the first group of cells and operating the multilevel inverter in the second partial power two-level inverter mode when the cell fault is in the second group of cells. 5. The multi-level inverter control system of claim 1 wherein the multi-level inverter is a T-type inverter topology, having a first capacitor connecting the high voltage input to the intermediate voltage input, a second capacitor connecting the intermediate voltage input to the low voltage input, a first switch connecting the high voltage terminal to an AC output, a pair of second switches connecting the intermediate voltage terminal to the AC output, and a third switch connecting the low voltage input to the AC output. 6. The multi-level inverter control system of claim 5 , wherein the first partial power two-level inverter mode comprises holding the first switch open, thereby electrically removing the first switch and the first capacitor from the multi-level T-type inverter topology and operating the pair of second switches and the third switch as a two-level inverter. 7. The multi-level inverter control system of claim 5 , wherein the second partial power two-level inverter mode comprises holding the third switch open, thereby electrically removing the third switch and the second capacitor from the multi-level T-type inverter topology and operating the pair of second switches and the first switch as a two-level inverter. 8. The multi-level inverter control system of claim 1 , wherein the controller is further configured to operate the multi-level inverter in the first partial power mode while discharging a first set of cells within the power storage system until a charge threshold is reached, and configured to alternate operations between the first partial power two-level inverter mode and the second partial power two-level inverter mode thereby maintaining a balance between the first set of cells and a second set of cells. 9. A method of operating an inverter within a vehicle power system comprising: operating the inverter in a multi-level operations mode while the vehicle power system is in a nominal mode; operating the inverter in one of a full power two-level inverter mode, a first partial power two-level inverter mode and a second partial power two-level inverter mode while the power system is in a non-nominal mode; and wherein the inverter is a T-type inverter topology, having a first capacitor connecting a high voltage input to an intermediate voltage input, a second capacitor connecting the intermediate voltage input to a low voltage input, a first switch connecting the high voltage terminal to an AC output, a pair of second switches connecting the intermediate voltage terminal to the AC output, and a third switch connecting the low voltage input to the AC output; and balancing a battery system connected to the inverter, the battery system including a plurality of cells and the cells are divided into a first group and a second group, wherein a voltage differential between the low voltage terminal and the intermediate voltage terminal is a voltage of the first group and a voltage differential between the intermediate terminal and the high voltage terminal is the voltage of the second group by placing the inverter in the first partial power two-level inverter mode and discharging the first group until a charge threshold is reached; placing the inverter in the second partial power two-level inverter mode and discharging the second group until the charge threshold is reached; and alternating operations between the first partial power mode and the second partial power mode thereby maintaining a balance between the first set of cells and a second set of cells. 10. The method of claim 9 , wherein the inverter is operated in the full power two-level inverter mode while the non-nominal mode is an identified fault in the pair of second switches of the inverter. 11. The method of claim 10 , wherein operating in the full power two-level inverter mode comprises maintaining at least one switch of the pair of second switches in an open state for a full duration of operating in the full power two-level inverter mode. 12. The method of claim 9 , wherein the inverter is operated in the first partial power two-level inverter mode while the non-nominal mode is a fault in at least one of a first set of power cells of a connected DC battery, a fault in the first capacitor, and a fault in the first switch, and wherein the inverter is operated in the second partial power two-level inverter mode while the non-nominal mode is a fault in at least one of a second set of power cells of the connected DC battery, a fault in the second capacitor, and a fault in
with circuits adapted for supplying loads from the battery · CPC title
using battery or load disconnect circuits (H02J9/002 takes precedence) · CPC title
for charge balancing, e.g. equalisation of charge between batteries · CPC title
Energy storage systems for electromobility, e.g. batteries · CPC title
wherein the phase of the control voltage is adjustable with reference to the AC source · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.