Imaging sensor and display device including the same

US12356786B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12356786-B2
Application numberUS-202217727059-A
CountryUS
Kind codeB2
Filing dateApr 22, 2022
Priority dateApr 23, 2021
Publication dateJul 8, 2025
Grant dateJul 8, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An imaging sensor includes a photoelectric conversion element, and a plurality of transistors connected to the photoelectric conversion element. The plurality of transistors are configured to transmit charges generated by the photoelectric conversion element. The plurality of transistors includes at least one transistor that includes a silicon semiconductor layer and at least one other transistor that includes an oxide semiconductor layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A display device, comprising: a display unit including a plurality of display pixels and a plurality of sensor pixels; a plurality of drivers configured to apply signals to drive the plurality of display pixels and the plurality of sensor pixels; and a signal controller configured to control the plurality of drivers, wherein each separate pixel of the plurality of display pixels and the plurality of sensor pixels includes a separate plurality of transistors, wherein each separate plurality of transistors includes at least one transistor that includes a silicon semiconductor layer, and at least one other transistor that includes an oxide semiconductor layer, wherein the plurality of sensor pixels and the plurality of display pixels are arranged in a pattern in the display unit, wherein each of the plurality of display pixels displays one of red, blue, or green, wherein one sensor pixel is between two adjacent display pixels in the display unit in a first direction, the first direction extending perpendicular to first facing sidewalls of the two adjacent display pixels, such that the first facing sidewalls each extend in a second direction, the second direction perpendicular to the first direction, a first direction distance in the first direction between the first facing sidewalls of the two adjacent display pixels and through the one sensor pixel therebetween is less than a first direction length of one display pixel of the two adjacent display pixels in the first direction, the display unit does not include any sensor pixels between second facing sidewalls of two adjacent display pixels in the display unit in the second direction, the second facing sidewalls each extending in the first direction, and wherein in a planar view, the one sensor pixel is smaller in both the first direction, and the second direction than the two adjacent display pixels, wherein each display pixel includes a first display pixel transistor including a gate connected to a first node, a source connected to a second node, and a drain connected to a third node, a second display pixel transistor including a gate connected to a first scan line, a source connected to a data line, and a drain connected to the second node, a third display pixel transistor including a gate connected to a second scan line, and respective ends connected to the gate of the first display pixel transistor and the drain of the first display pixel transistor, a fourth display pixel transistor including a gate connected to a third scan line, a source connected to an initialization voltage supply line, and a drain connected to the first node, a fifth display pixel transistor including a gate connected to a light emission control line, a source connected to a supply line of a first power source voltage, and a drain connected to the second node, a sixth display pixel transistor including a gate connected to the light emission control line, a source connected to the third node, and a drain connected to an anode of an organic light emitting diode, a storage capacitor including one electrode connected to the first node and another electrode connected to the supply line of the first power source voltage, and a seventh display pixel transistor including a gate connected to a fourth scan line, a source connected to the anode of the organic light emitting diode, and a drain connected to the initialization voltage supply line, wherein at least one of the third display pixel transistor or the fourth display pixel transistor includes the oxide semiconductor layer, wherein the first, second, fifth, sixth, and seventh display pixel transistors include respective silicon semiconductor layers, and wherein the plurality of sensor pixels further include separate, respective organic photodiodes, the separate plurality of transistors included in each separate sensor pixel of the plurality of sensor pixels includes a first transistor connected to a cathode of the organic photodiode of the separate sensor pixel, a first driving voltage line, and a readout line, and a second transistor connected to a reset signal line, the first driving voltage line, and the cathode of the organic photodiode of the separate sensor pixel, wherein the first transistor includes the silicon semiconductor layer, wherein the second transistor includes the oxide semiconductor layer, wherein the second transistor includes a first gate electrode and a second gate electrode. 2. The display device of claim 1 , wherein the separate plurality of transistors included in each separate sensor pixel of the plurality of sensor pixels includes the first transistor including a gate connected to the cathode of the organic photodiode of the separate sensor pixel, a drain connected to the first driving voltage line, and a source electrically connected to the readout line, a third transistor including a gate connected to a selection signal line, a drain connected to the source of the first transistor, and a source connected to the readout line, and the second transistor including a gate connected to the reset signal line, a drain connected to the first driving voltage line, and a source connected to the cathode of the organic photodiode of the separate sensor pixel, and the gate of the first transistor is configured to be reset in response to the second transistor being turned on. 3. The display device of claim 1 , wherein a ratio of the plurality of sensor pixels versus the plurality of display pixels in the display unit is 1:1 to 1:2. 4. A display device, comprising: a display unit including a plurality of display pixels and a plurality of sensor pixels; a plurality of drivers configured to apply signals to drive the plurality of display pixels and the plurality of sensor pixels; and a signal controller configured to control the plurality of drivers, wherein each separate pixel of the plurality of display pixels and the plurality of sensor pixels includes a separate plurality of transistors, wherein each separate plurality of transistors includes at least one transistor that includes a silicon semiconductor layer, and at least one other transistor that includes an oxide semiconductor layer, wherein the plurality of sensor pixels and the plurality of display pixels are arranged in a pattern in the display unit, wherein each of the plurality of display pixels displays one of red, blue, or green, wherein one sensor pixel is between two adjacent display pixels in the display unit in a first direction, the first direction extending perpendicular to first facing sidewalls of the two adjacent display pixels, such that the first facing sidewalls each extend in a second direction, the second direction perpendicular to the first direction, a first direction distance in the first direction between the first facing sidewalls of the two adjacent display pixels and through the one sensor pixel therebetween is less than a first direction length of one display pixel of the two adjacent display pixels in the first direction, the display unit does not include any sensor pixels between second facing sidewalls of two adjacent display pixels in the display unit in the second direction, the second facing sidewalls each extending in the first direction, and wherein in a planar view, the one sensor pixel is smaller in both the first direction and the second direction than the two adjacent display pixels, wherein each display pixel includes a first display pixel transistor including a gate connected to a first node, a source connected to a second node, and a drain connected to a third node, a second display pixel transistor including a gate connected to a first scan line, a source connected to a data line, and a drain connected to the second node, a third display pixel trans

Assignees

Inventors

Classifications

  • integrated with organic light-emitting diodes [OLED] · CPC title

  • OLEDs integrated with inorganic image sensors · CPC title

  • Interconnections · CPC title

  • Photosensitive area · CPC title

  • H10K39/32Primary

    Organic image sensors · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12356786B2 cover?
An imaging sensor includes a photoelectric conversion element, and a plurality of transistors connected to the photoelectric conversion element. The plurality of transistors are configured to transmit charges generated by the photoelectric conversion element. The plurality of transistors includes at least one transistor that includes a silicon semiconductor layer and at least one other transist…
Who is the assignee on this patent?
Samsung Electronics Co Ltd, Univ Of The Ryukyus
What technology area does this patent fall under?
Primary CPC classification H10K39/32. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 08 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 10 related publications on this page (citations in our corpus or others sharing the same primary CPC).