Pixel circuit having a dual gate transistor with voltage stabilization and, manufacturing method thereof

Patent metadata

Field	Value
Publication number	US-12336290-B2
Application number	US-202318364248-A
Country	US
Kind code	B2
Filing date	Aug 2, 2023
Priority date	Jun 30, 2020
Publication date	Jun 17, 2025
Grant date	Jun 17, 2025

Abstract

A display substrate, a manufacturing method thereof and a display device. The display substrate includes a base substrate and a plurality of subpixels arranged in an array form on the base substrate. Each subpixel includes a voltage stabilizing electrode, and a subpixel driving circuitry including a driving transistor, and a first transistor, a first electrode of which is coupled to a second electrode of the driving transistor, and a second electrode of which is coupled to a gate electrode of the driving transistor. An active layer of the first transistor includes a first semiconductor portion and a second semiconductor portion spaced apart from each other, and a conductor portion coupled to thereto. An orthogonal projection of the conductor portion onto the base substrate overlaps an orthogonal projection of voltage stabilizing electrode of a previous subpixel in the first direction onto the base substrate. According to the present disclosure, it is able to improve the brightness uniformity of the subpixels of a display panel.

First claim

What is claimed is:

1. A display substrate, comprising a base substrate and a plurality of subpixels arranged in an array form on the base substrate, wherein the plurality of subpixels is arranged in rows, and each row of subpixels comprises N subpixels arranged in sequence along a first direction, where N is a positive integer;
each subpixel comprises a subpixel driving circuitry, the subpixel driving circuitry comprises a driving transistor and a first transistor, a first electrode of the first transistor is coupled to a second electrode of the driving transistor, a second electrode of the first transistor is coupled to a gate electrode of the driving transistor, and an active layer of the first transistor comprises a first semiconductor portion and a second semiconductor portion spaced apart from each other, and a conductor portion coupled to the first semiconductor portion and the second semiconductor portion;
wherein each subpixel further comprises a power source signal line, at least a part of the power source signal line extends in a second direction, and a voltage stabilizing electrode is coupled to the power source signal line; and
the voltage stabilizing electrode comprises a first portion and a second portion coupled to each other, an orthogonal projection of the first portion onto the base substrate overlaps an orthogonal projection of the power source signal line onto the base substrate at an overlapping region where the first portion is coupled to the power source signal line, at least a part of the second portion extends along the first direction to a next subpixel in the first direction, and an orthogonal projection of the conductor portion onto the base substrate overlaps an orthogonal projection of a second portion of a voltage stabilizing electrode of a previous subpixel of the subpixel to which the conductor portion belongs in the first direction onto the substrate; and the voltage stabilizing electrode is L-shaped,
wherein each subpixel further comprises a data line, and at least a part of the data line extends in a second direction intersecting the first direction,
wherein the subpixel driving circuitry further comprises a data write-in transistor, a gate electrode of which is coupled to the gate line, a first electrode of which is coupled to the data line, and a second electrode of which is coupled to the first electrode of the driving transistor,
wherein the orthogonal projection of the second portion onto the base substrate overlaps an orthogonal projection of the first electrode of the data write-in transistor onto the base substrate, and the orthogonal projection of the second portion onto the base substrate overlaps an orthogonal projection of the data line onto the base substrate, and the orthogonal projection of the second portion onto the base substrate is between an orthogonal projection of the first transistor onto the base substrate and an orthogonal projection of a coupling position of the first electrode of the data write-in transistor and the data line,
the plurality of subpixels arranged in rows comprises red subpixels, blue subpixels and green subpixels, and are arranged in a diamond shape, in each row, a red subpixel, a green subpixel, a blue subpixel, and a green subpixel are arranged sequentially, in the first direction, subpixels at a first column are the red subpixels or the blue subpixels, subpixels at last column are the green subpixels, the first boundary is a boundary where the green subpixels are located, the voltage stabilizing electrodes stabilize subpixel driving circuitries of other subpixels except red subpixels or blue subpixels in the first column;
wherein a second portion of a voltage stabilizing electrode in the last column only occludes a first electrode of a data write-in transistor of a subpixel driving circuitry in the last column, and a second portion of a voltage stabilizing electrode in remaining columns obscures a first electrode of a data write-in transistor of a subpixel driving circuitry in its own column and a conductor portion of a first transistor of a subpixel driving circuitry in its next column;
the first electrode of the data write-in transistor is integrated in the active layer of the first transistor.

2. The display substrate according to claim 1 , wherein the subpixel driving circuitry further comprises a first conductive connection member, the first conductive connection member extends along the second direction, an orthogonal projection of the second electrode of the first transistor onto the base substrate overlaps an orthogonal projection of a first end of the first conductive connection member onto the base substrate at a first overlapping region, the second electrode of the first transistor is coupled to the first end of the first conductive connection member at the first overlapping region, a second end of the first conductive connection member is coupled to the gate electrode of the driving transistor, and the orthogonal projection of the first portion onto the base substrate is located between an orthogonal projection of the first overlapping region onto the base substrate and an orthogonal projection of the data line onto the base substrate.

3. The display substrate according to claim 2 , wherein the subpixel driving circuitry further comprises a storage capacitor, a first electrode plate of the storage capacitor is coupled to the gate electrode of the driving transistor, a second electrode plate of the storage capacitor is coupled to the power source signal line, and the voltage stabilizing electrode and the second electrode plate of the storage capacitor are arranged at a same layer and made of a same material.

4. The display substrate according to claim 3 , wherein each subpixel further comprises a power source signal line, wherein at least a part of the power source signal line extending in the second direction, an orthogonal projection of the second electrode plate of the storage capacitor onto the base substrate overlaps the orthogonal projection of the power source signal line onto the base substrate at a second overlapping region where the second electrode of the storage capacitor is coupled to the power source signal line, and the orthogonal projection of the data line onto the base substrate is located between an orthogonal projection of the first overlapping region onto the base substrate and an orthogonal projection of the gate electrode of the driving transistor of a next subpixel of the subpixel to which data line belongs in the first direction onto the base substrate.

5. The display substrate according to claim 1 , wherein the orthogonal projection of the data line onto the base substrate is located between an orthogonal projection of a channel portion of the data write-in transistor onto the base substrate and the orthogonal projection of the conductor portion of the first transistor of a next subpixel onto the base substrate.

6. The display substrate according to claim 1 , wherein the subpixel driving circuitry further comprises: a second conductive connection member, at least a part of the second conductive connection member extending along the second direction; a second transistor, a gate electrode of which is coupled to a resetting signal line, a first electrode of which is coupled to an initialization signal line, and a second electrode of which is coupled to the second electrode of the first transistor; and a seventh transistor, a gate electrode of which is coupled to a resetting signal line of a next subpixel in the second direction, and a first electrode of which is coupled to an initialization signal line of the next subpixel in the second direction, and a second electrode of which is coupled to an anode of a corresponding light-emitting element,
wherein an orthogonal projection of a channel portion

Assignees

• Chengdu Boe Optoelect Tech Co
• Boe Technology Group Co Ltd

Inventors

• Wang Mengqi
• Wang Siyu
• Li Huijun

Classifications

• H10D86/0251

  characterised by increasing the uniformity of device parameters · CPC title

• H10D86/0221

  comprising manufacture, treatment or patterning of TFT semiconductor bodies · CPC title

• H10D86/481 Primary

  integrated with passive devices, e.g. auxiliary capacitors · CPC title

• H10K59/122

  Pixel-defining structures or layers, e.g. banks · CPC title

• G09G2330/02

  Details of power systems and of start or stop of display operation · CPC title