Exposure head and image forming apparatus
US-2023324826-A1 · Oct 12, 2023 · US
US12332579B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12332579-B2 |
| Application number | US-202318232893-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 11, 2023 |
| Priority date | Aug 23, 2022 |
| Publication date | Jun 17, 2025 |
| Grant date | Jun 17, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A light emitting chip includes: a first data storage unit configured to store data for causing a first light emitting unit to emit light; a second data storage unit configured to store data for causing a second light emitting unit to emit light; a signal output unit configured to output a first trigger signal and a second trigger signal delayed with respect to the first trigger signal; and a drive unit configured to drive the first light emitting unit, in a case where the first trigger signal is output, based on data stored in the first data storage unit, and drive the second light emitting unit, in a case where the second trigger signal is output, based on data stored in the second data storage unit.
Opening claim text (preview).
What is claimed is: 1. A light emitting chip comprising: a light emitting unit array including a plurality of light emitting units arranged in a predetermined direction; an image data input terminal configured to be input with image data; a first data storage unit configured to store data, input from the image data input terminal, for causing a first light emitting unit included in the plurality of light emitting units to emit light; a second data storage unit configured to store data, input from the image data input terminal, for causing a second light emitting unit included in the plurality of light emitting units to emit light; a signal output unit configured to output a first trigger signal and a second trigger signal delayed with respect to the first trigger signal; and a drive unit configured to drive the first light emitting unit, in a case where the first trigger signal is output, based on data stored in the first data storage unit, and drive the second light emitting unit, in a case where the second trigger signal is output, based on data stored in the second data storage unit. 2. The light emitting chip according to claim 1 , wherein the signal output unit outputs the first trigger signal and the second trigger signal at a predetermined cycle, and wherein the drive unit drives the first light emitting unit, based on data stored in the first data storage unit, in a period from when the first trigger signal is output to when the next first trigger signal is output, and drives the second light emitting unit, based on data stored in the second data storage unit, in a period from when the second trigger signal is output to when the next second trigger signal is output. 3. The light emitting chip according to claim 1 , wherein the light emitting chip includes a synchronization signal input terminal configured to be input with a synchronization signal at a predetermined cycle, and wherein the signal output unit outputs the first trigger signal based on the synchronization signal. 4. The image forming apparatus according to claim 3 , wherein the plurality of light emitting units emit light for exposing a photoconductor that is rotating, and wherein the predetermined cycle is a cycle in which the photoconductor rotates by a resolution in a circumferential direction of the photoconductor in the image data. 5. The light emitting chip according to claim 1 , wherein the light emitting chip includes a synchronization signal input terminal configured to be input with a synchronization signal at a predetermined cycle, and wherein the signal output unit outputs the first trigger signal and the second trigger signal in a period from when the synchronization signal is input to when the next synchronization signal is input. 6. The light emitting chip according to claim 1 , wherein, when the data stored in the first data storage unit indicates light emission of the first light emitting unit, and the data stored in the second data storage unit indicates light emission of the second light emitting unit, there is an overlap between a period in which the drive unit drives the first light emitting unit in response to the first trigger signal and the first light emitting unit emits light and a period in which the drive unit drives the second light emitting unit in response to the second trigger signal and the second light emitting unit emits light. 7. The light emitting chip according to claim 1 , wherein the light emitting chip includes a third data storage unit configured to store data, input from the image data input terminal, for causing a third light emitting unit included in the plurality of light emitting units to emit light, wherein the signal output unit includes a first signal output circuit configured to output the first trigger signal, a second signal output circuit configured to output the second trigger signal based on the first trigger signal, and a third signal output circuit configured to output a third trigger signal based on the second trigger signal, wherein the drive unit drives the third light emitting unit, in a case where the third trigger signal is output, in accordance with data stored in the third data storage unit, and wherein the first signal output circuit, the second signal output circuit, and the third signal output circuit are cascade-connected. 8. The light emitting chip according to claim 1 , wherein the plurality of light emitting units is organic EL. 9. A light emitting chip comprising: a light emitting unit array including a plurality of light emitting units arranged in a predetermined direction; an image data input terminal configured to be input with image data; a signal output unit configured to output trigger signals respectively corresponding to the plurality of light emitting units, with output start timings of respective trigger signals output by the signal output unit being different from each other; a plurality of data storage units provided respectively corresponding to the plurality of light emitting units and configured to store data input from the image data input terminal, each of the plurality of data storage units being configured to output stored data in a case where a corresponding trigger signal is output; and a drive unit configured to drive the plurality of light emitting units based on data output from the plurality of data storage units. 10. The light emitting chip according to claim 9 , wherein the signal output unit outputs each trigger signal at a predetermined cycle, and wherein the drive unit drives each of the plurality of light emitting units based on data corresponding to the trigger signal stored in the data storage unit in a period from when the trigger signal is output to when the next trigger signal is output. 11. The light emitting chip according to claim 9 , wherein the light emitting chip includes a synchronization signal input terminal configured to be input with a synchronization signal at a predetermined cycle, and wherein the signal output unit outputs at least one of the trigger signals based on the synchronization signal. 12. The light emitting chip according to claim 11 , wherein the plurality of light emitting units emit light for exposing a photoconductor that is rotating, and wherein the predetermined cycle is a cycle in which the photoconductor rotates by a resolution in a circumferential direction of the photoconductor in the image data. 13. The light emitting chip according to claim 9 , wherein the light emitting chip includes a synchronization signal input terminal configured to be input with a synchronization signal at a predetermined cycle, and wherein the signal output unit outputs each of the trigger signals in a period from when the synchronization signal is input to when the next synchronization signal is input. 14. The light emitting chip according to claim 9 , wherein, among the plurality of light emitting units, each of the plurality of light emitting units driven based on the data indicating light emission has a light emitting period that overlaps with each other. 15. The light emitting chip according to claim 9 , wherein the signal output unit includes a plurality of signal output circuits configured to output the trigger signal respectively corresponding to the plurality of light emitting units, and wherein each of the plurality of signal output circuits is cascade-connected. 16. The light emitting chip according to claim 9 , wherein the plurality of light emitting units is organic EL. 17. An image forming apparatus comprising: a photoconductor; and a light emitti
for exposing image information provided otherwise than by directly projecting the original image onto the photoconductive recording material, e.g. digital copiers (G03G15/041, G03G15/043 take precedence) · CPC title
Light-emitting array or panel · CPC title
by LED arrays · CPC title
with means for controlling illumination or exposure (G03G15/041 takes precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.