Multi-quantum well structure and LED device including the same

US12328973B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12328973-B2
Application numberUS-202117528533-A
CountryUS
Kind codeB2
Filing dateNov 17, 2021
Priority dateApr 18, 2017
Publication dateJun 10, 2025
Grant dateJun 10, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Disclosed is a multi-quantum well structure including a stress relief layer, an electron-collecting layer disposed on the stress relief layer, and an active layer including a first active layer unit that is disposed on the electron-collecting layer. The first active layer unit includes potential barrier sub-layers and potential well sub-layers being alternately stacked, in which at least one of the potential barrier sub-layers has a GaN/Alx1Iny1Ga(1-x1-y1)N stack, where 0<x1≤1 and 0≤y1<1. An LED device including the multi-quantum well structure is also disclosed.

First claim

Opening claim text (preview).

What is claimed is: 1. A multi-quantum well structure comprising: a stress relief layer; an electron-collecting layer disposed on said stress relief layer; and an active layer including a first active layer unit that is disposed on said electron-collecting layer and that includes a plurality of potential barrier sub-layers and a plurality of potential well sub-layers being alternately stacked; wherein at least one of said potential barrier sub-layers of said first active layer unit has a GaN/Al x1 In y1 Ga (1-x1-y1) N stack, where 0<x1≤1 and 0≤y1<1, said one of said potential barrier sub-layers having said GaN/Al x1 In y1 Ga (1-x1-y1) N stack is disposed farthest away from said electron-collecting layer, and said one of said potential barrier sub-layers of said first active layer unit farthest away from said electron-collecting layer is undoped, and for the remainder of said potential barrier sub-layers of said first active layer unit, each of said potential barrier sub-layers is one of a n-doped layer and a p-doped layer. 2. The multi-quantum well structure as claimed in claim 1 , wherein in said GaN/Al x1 In y1 Ga (1-x1-y1) N stack, y1=0 and 0.05≤x1≤1. 3. The multi-quantum well structure as claimed in claim 1 , wherein said one of said potential barrier sub-layers of said first active layer unit farthest away from said electron-collecting layer has a thickness ranging from 140 Å to 190 Å, and thickness of Al x1 In y1 Ga (1-x1-y1) N in the GaN/Al x1 In y1 Ga (1-x1-y1) N stack ranges from 20 Å to 30 Å. 4. The multi-quantum well structure as claimed in claim 1 , wherein: said active layer further includes a second active layer unit that is disposed on said first active layer unit and that includes a plurality of potential barrier sub-layers and a plurality of potential well sub-layers being alternately stacked; and each of said potential barrier sub-layers of said first active layer unit has a band gap larger than that of each of said potential barrier sub-layers of said second active layer unit. 5. The multi-quantum well structure as claimed in claim 4 , wherein each of said potential barrier sub-layers of said second active layer unit is a GaN layer. 6. The multi-quantum well structure as claimed in claim 5 , wherein in said GaN/Al x1 In y1 Ga (1-x1-y1) N stack, y1=0 and 0.02≤x1≤0.06. 7. The multi-quantum well structure as claimed in claim 4 wherein said first active layer unit is disposed between said second active layer unit and said electron-collecting layer. 8. The multi-quantum well structure as claimed in claim 4 , wherein at least one of said potential barrier sub-layers of said second active layer unit has a GaN/Al x1 Ga (1-x1) N/GaN stack, where 0<x1≤1, and for the remainder of said potential barrier sub-layers of said second active layer unit, each of said potential barrier sub-layers is a GaN layer. 9. The multi-quantum well structure as claimed in claim 1 , further comprising an interfacial layer that is disposed between said electron-collecting layer and said active layer and that has a band gap smaller than that of each of said potential well sub-layers of said first active layer unit. 10. The multi-quantum well structure as claimed in claim 1 , wherein: said electron-collecting layer includes a plurality of potential barrier sub-layers and plurality of potential well sub-layers that are alternately stacked; one of said potential barrier sub-layers of said electron-collecting layer farthest away from said stress relief layer has a GaN/Al x2 Ga (1-x2) N/GaN stack, where 0≤x2≤1, and for the remainder of said potential barrier sub-layers of said electron-collecting layer, each of said potential barrier sub-layers is a GaN layer; and each of said potential well sub-layers of said electron-collecting layer is a InGaN layer. 11. An LED device comprising: a substrate; a buffer layer disposed on said substrate; a N-type cladding layer disposed on said buffer layer; a multi-quantum well structure as claimed in claim 1 , which is disposed on said N-type layer; a P-type cladding layer disposed on said multi-quantum well structure; and a P-type contact layer disposed on said P-type layer. 12. The LED device as claimed in claim 11 , further comprising an electron-blocking layer disposed between said multi-quantum well structure and said P-type cladding layer. 13. The LED device as claimed in claim 12 , wherein said electron-blocking layer has a thickness ranging from 200 Å to 300 Å. 14. The LED device as claimed in claim 12 , wherein said electron-blocking layer has one of a Al x3 In y3 Ga (1-x3-y3) N layer and a Al x3 In y3 Ga (1-x3-y3) /Al x4 In y4 Ga (1-x4-y4) N superlattice layer, where 0≤x3≤1, 0≤y3≤1, 0≤x4≤1 and 0≤y4≤1, x3 and x4 cannot both be 1 or 0, y3 and y4 cannot both be 1 or 0, x3 and y3 cannot both be 0, and x4 and y4 cannot both be 0. 15. The LED device as claimed in claim 11 , wherein: said active layer further includes a second active layer unit that is disposed on said first active layer unit and that includes a plurality of potential barrier sub-layers and a plurality of potential well sub-layers being alternately stacked; and each of said potential barrier sub-layers of said first active layer unit has a band gap larger than that of each of said potential barrier sub-layers of said second active layer unit. 16. The LED device as claimed in claim 15 , wherein each of said potential barrier sub-layers of said second active layer unit is a GaN layer. 17. The LED device as claimed in claim 15 , wherein at least one of said potential barrier sub-layers of said second active layer unit has a GaN/Al x1 Ga (1-x1) N/GaN stack, where 0<x1≤1, and for the remainder of said potential barrier sub-layers of said second active layer unit, each of said potential barrier sub-layers is a GaN layer. 18. The LED device as claimed in claim 11 , wherein: said electron-collecting layer includes a plurality of potential barrier sub-layers and a plurality of potential well sub-layers that are alternately stacked; one of said potential barrier sub-layers of said electron-collecting layer farthest away from said stress relief layer has a GaN/Al x2 Ga (1-x2) N/GaN stack, where 0≤x2≤1, and for the remainder of said potential barrier sub-layers of said electron-collecting layer, each of said potential barrier sub-layers is a GaN layer; and each of said potential well sub-layers of said electron-collecting layer is an InGaN layer.

Assignees

Inventors

Classifications

  • Current-blocking structures · CPC title

  • containing nitrogen, e.g. GaN · CPC title

  • H10H20/812Primary

    within the light-emitting regions, e.g. having quantum confinement structures · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12328973B2 cover?
Disclosed is a multi-quantum well structure including a stress relief layer, an electron-collecting layer disposed on the stress relief layer, and an active layer including a first active layer unit that is disposed on the electron-collecting layer. The first active layer unit includes potential barrier sub-layers and potential well sub-layers being alternately stacked, in which at least one of…
Who is the assignee on this patent?
Xiamen Sanan Optoelectronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10H20/812. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 10 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).