Error detection and correction in 5G/6G pulse-amplitude modulation
US-11398876-B2 · Jul 26, 2022 · US
US12323165B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12323165-B2 |
| Application number | US-202318511740-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 16, 2023 |
| Priority date | Nov 28, 2022 |
| Publication date | Jun 3, 2025 |
| Grant date | Jun 3, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A device includes a receiver configured to receive a plurality of Error Correction Code (ECC) codewords transmitted from an external device through a channel including one or more lanes; an ECC decoder configured to generate a plurality of post ECC codewords by performing error correction with respect to the plurality of ECC codewords and generating a first cyclic redundancy check (CRC) codeword based on the plurality of post ECC codewords; a CRC checker configured to determine whether an error exists in the first CRC codeword; and a post ECC decoder configured to, when it is determined that the error exists in the first CRC codeword, generate a second CRC codeword by estimating a remaining error position based on error correction result information received from the ECC decoder and performing remaining error correction with respect to the plurality of post ECC codewords based on the remaining error position.
Opening claim text (preview).
What is claimed is: 1. A device comprising: a receiver configured to receive a plurality of Error Correction Code (ECC) codewords transmitted from an external device through a channel including one or more lanes; an ECC decoder configured to generate a plurality of post ECC codewords by performing error correction with respect to the plurality of ECC codewords and generate a first CRC codeword based on the plurality of post ECC codewords; a CRC checker configured to determine whether an error exists in the first CRC codeword; and a post ECC decoder configured to, when it is determined that the error exists in the first CRC codeword, generate a second CRC codeword by estimating a remaining error position based on error correction result information received from the ECC decoder and performing remaining error correction with respect to the plurality of post ECC codewords based on the remaining error position. 2. The device of claim 1 , wherein the plurality of ECC codewords are interleaved by the external device and transmitted to the receiver to the one or more lanes, and wherein the receiver is configured to de-interleave the plurality of ECC codewords and transmit the plurality of ECC codewords to the ECC decoder. 3. The device of claim 1 , wherein the ECC decoder is configured to generate the plurality of post ECC codewords by performing error correction with respect to each of the plurality of ECC codewords and generate the first CRC codeword by interleaving the plurality of post ECC codewords. 4. The device of claim 1 , wherein the error correction result information comprises: an error correction matter indicating whether an error has been corrected in each of the plurality of ECC codewords; and an error correction position indicating a position of a symbol, an error of which has been corrected, in an ECC codeword that has undergone error correction among the plurality of ECC codewords. 5. The device of claim 4 , wherein the post ECC decoder is configured to: select a correction target ECC codeword from among the plurality of post ECC codewords, based on the error correction matter, estimate the remaining error position within the correction target ECC codeword based on the error correction position, and generate the second CRC codeword by performing remaining error correction with respect to the correction target ECC codeword based on the remaining error position. 6. The device of claim 5 , wherein the post ECC decoder is configured to select a post ECC codeword which has not undergone error correction, as a correction target ECC codeword, from among the plurality of post ECC codewords, based on the error correction matter. 7. The device of claim 5 , wherein the post ECC decoder is configured to estimate an error pattern corresponding to the error correction position and estimate the remaining error position based on the error pattern. 8. The device of claim 1 , wherein the post ECC decoder is configured to receive the plurality of post ECC codewords from the ECC decoder and generate the second CRC codeword by performing the remaining error correction with respect to the plurality of post ECC codewords based on the remaining error position. 9. The device of claim 1 , wherein the post ECC decoder is configured to: perform the remaining error correction with respect to the plurality of post ECC codewords and generate the second CRC codeword by interleaving the plurality of post ECC codewords, remaining errors of which have been corrected. 10. The device of claim 1 , further comprising a post CRC checker configured to determine whether an error exists in the second CRC codeword. 11. The device of claim 10 , wherein the post CRC checker is configured to, when it is determined that an error exists in the second CRC codeword, transmit a re-transmission request to the external device. 12. The device of claim 10 , further comprising a selection circuit configured to select and output one of first restored data, which is generated based on the first CRC codeword on the basis of a result of determination of the CRC checker and the post CRC checker, and second restored data generated based on the second CRC codeword. 13. A method of correcting errors in a plurality of error correction code (ECC) codewords, the method comprising: receiving the plurality of ECC codewords from an external device through a channel comprising one or more lanes; generating a plurality of post ECC codewords by performing error correction with respect to the plurality of ECC codewords and generating a first cyclic redundancy check (CRC) codeword based on the plurality of post ECC codewords; determining whether an error exists in the first CRC codeword; estimating a remaining error position based on error correction result information when it is determined that the error exists in the first CRC codeword; and generating a second CRC codeword by performing remaining error correction with respect to the plurality of post ECC codewords based on the remaining error position. 14. The method of claim 13 , wherein the error correction result information comprises: an error correction matter indicating whether an error has been corrected in each of the plurality of ECC codewords; and an error correction position indicating a position of a symbol, an error of which has been corrected, in an ECC codeword that has undergone error correction among the plurality of ECC codewords. 15. The method of claim 14 , wherein the estimating of the remaining error position comprises: selecting a post ECC codeword, which has not undergone error correction, from among the plurality of post ECC codewords as a correction target ECC codeword, based on the error correction matter; estimating an error pattern corresponding to the error correction position; and estimating the remaining error position in the correction target ECC codeword, based on the error pattern. 16. The method of claim 15 , wherein the generating of the second CRC codeword comprises generating the second CRC codeword by performing the remaining error correction with respect to the correction target ECC codeword based on the remaining error position. 17. A device comprising: a receiver configured to receive a plurality of Error Correction Code (ECC) codewords transmitted from an external device through a channel including one or more lanes; an ECC decoder configured to generate a plurality of post ECC codewords by performing error correction with respect to the plurality of ECC codewords and generate a first Cyclic Redundancy check (CRC) codeword based on the plurality of post ECC codewords; and a CRC checker configured to determine whether an error exists in the first CRC codeword, wherein the ECC decoder is configured to, when it is determined that the error exists in the first CRC codeword, estimate a remaining error position based on error correction result information received from the ECC decoder and generate a second CRC codeword by performing remaining error correction with respect to the plurality of ECC codewords based on the remaining error position. 18. The device of claim 17 , wherein the error correction result information comprises: an error correction matter indicating whether an error has been corrected in each of the plurality of ECC codewords; and an error correction position indicating a position of a symbol, an error of which has been corrected, in an ECC codeword that has undergone error correction among the plurality of ECC codewords. 19. The device of claim 18 , wherei
Decoding strategies · CPC title
Interleaver using block-wise interleaving, e.g. the interleaving matrix is sub-divided into sub-matrices and the permutation is performed in blocks of sub-matrices · CPC title
using codes or arrangements adapted for a specific type of error (G06F11/1048 takes precedence) · CPC title
with specific ECC/EDC distribution · CPC title
with erasure correction and erasure determination, e.g. for packet loss recovery or setting of erasures for the decoding of Reed-Solomon codes · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.