Hierarchical power management in artificial reality systems
US-2021157390-A1 · May 27, 2021 · US
US12314213B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12314213-B2 |
| Application number | US-202118043665-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 26, 2021 |
| Priority date | Sep 2, 2020 |
| Publication date | May 27, 2025 |
| Grant date | May 27, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Disclosed are a system-on-chip and a method for managing a working mode thereof, and a smart wearable device. The method comprises the following steps: in a working mode, a master control subsystem controlling a functional subsystem to implement a corresponding function, and responding to interrupt signals of the functional subsystem and a secondary control subsystem; in a dormant mode, the secondary control subsystem responding to the interrupt signal of the functional subsystem, and the master control subsystem prohibiting responding to the interrupt signal of the functional subsystem; and in an ultra-low power consumption mode, the master subsystem being powered off, and the secondary control subsystem responding to the interrupt signal of the functional subsystem. In the present disclosure, on the premise of meeting a normal function requirement of the system-on-chip, the power consumption of the system-on-chip is reduced to the greatest possible extent.
Opening claim text (preview).
What is claimed is: 1. A method for managing a working mode of a system-on- chip, wherein the system-on-chip comprises a master control subsystem, a secondary control subsystem and a plurality of functional subsystems; and the method comprises: configuring the master control subsystem to control at least one of the plurality of function subsystems to implement a corresponding function in a working mode, and to respond to interrupt signals of at least one of the plurality of function subsystems and the secondary control subsystem in the working mode; configuring the secondary control subsystem to respond to the interrupt signal of at least one of the plurality of function subsystems in a dormant mode, and the master control subsystem to prohibit responding to the interrupt signal of at least one of the plurality of function subsystems in the dormant mode; configuring the master control subsystem to be powered off in an ultra-low power consumption mode, and the secondary control subsystem to respond to the interrupt signal of at least one of the plurality of function subsystems in the ultra-low power consumption mode; switching from the working mode to the dormant mode in response to the master control subsystem not receiving data sent by any functional subsystem within a period of time; switching from the dormant mode to the working mode in response to the secondary control subsystem detecting the interrupt signal of at least one of the plurality of function subsystems; switching from the dormant mode to the ultra-low power consumption mode in response to the secondary control subsystem not detecting the interrupt signal of at least one of the plurality of function subsystems and a preset condition being met; and controlling the master control subsystem to be powered on and switching from the ultra-low power consumption mode to the working mode in response to the secondary control subsystem detecting the interrupt signal of at least one of the plurality of function subsystems or the preset condition being met. 2. The method as claimed in claim 1 , wherein the master control subsystem and the secondary control subsystem are both connected to an external operating device; the method further comprises: switching from the working mode to the dormant mode in response to the master control subsystem not receiving data sent by any functional subsystem or an operation of a user on the external operating device within a period of time; switching from the dormant mode to the working mode in response to the secondary control subsystem detecting the interrupt signal of at least one of the plurality of function subsystems or an operation of a user on the external operating device; switching from the dormant mode to the ultra-low power consumption mode in response to the secondary control subsystem not detecting the interrupt signal of at least one of the plurality of function subsystems and the operation of the user on the external operating device and the preset condition being met; and controlling the master control subsystem to be powered on and switching from the ultra-low power consumption mode to the working mode in response to the secondary control subsystem detecting the interrupt signal of at least one of the plurality of function subsystems or an operation of a user on the external operating device or the preset condition being not met. 3. The method as claimed in claim 1 , wherein the preset condition is a system time reaching a preset time. 4. The method as claimed in claim 1 , wherein the secondary control subsystem is connected to an external sensor, the method further comprises: configuring, by the system-on-chip, the secondary control subsystem to receive detection data of the external sensor. 5. The method as claimed in claim 4 , wherein, the method further comprises: controlling the master control subsystem to be powered on and switching from the ultra-low power consumption mode to the working mode in response to the secondary control subsystem detecting that the detection data is abnormal. 6. The method as claimed in claim 4 , wherein the preset condition is that the detection data is below a certain value. 7. A system-on-chip, comprising a master control subsystem, a secondary control subsystem and a plurality of functional subsystems, wherein the system-on-chip is configured to: configure the master control subsystem to control at least one of the plurality of function subsystems to implement a corresponding function, and to respond to interrupt signals of at least one of the plurality of function subsystems and the secondary control subsystem in a working mode; configure the secondary control subsystem to respond to the interrupt signal of at least one of the plurality of function subsystems, and the master control subsystem to prohibit responding to the interrupt signal of at least one of the plurality of function subsystems in a dormant mode; configure the master control subsystem to be powered off, and the secondary control subsystem to respond to the interrupt signal of at least one of the plurality of function subsystems in an ultra-low power consumption mode; switch from the working mode to the dormant mode in response to the master control subsystem not receiving data sent by any functional subsystem within a period of time; switch from the dormant mode to the working mode in response to the secondary control subsystem detecting the interrupt signal of at least one of the plurality of function subsystems; switch from the dormant mode to the ultra-low power consumption mode in response to the secondary control subsystem not detecting the interrupt signal of at least one of the plurality of function subsystems and a preset condition being met; and control the master control subsystem to be powered on and switch from the ultra-low power consumption mode to the working mode in response to the secondary control subsystem detecting the interrupt signal of at least one of the plurality of function subsystems or the preset condition being not met. 8. The system-on-chip as claimed in claim 7 , wherein the master control subsystem and the secondary control subsystem are both connected to an external operating device; the system-on-chip is configured to: switch from the working mode to the dormant mode in response to the master control subsystem not receiving data sent by any functional subsystem or an operation of a user on the external operating device within a period of time; switch from the dormant mode to the working mode in response to the secondary control subsystem detecting the interrupt signal of at least one of the plurality of function subsystems or an operation of a user on the external operating device; switch from the dormant mode to the ultra-low power consumption mode in response to the secondary control subsystem not detecting the interrupt signal of at least one of the plurality of function subsystems and an operation of a user on the external operating device and the preset condition being met; and control the master control subsystem to be powered on and switch from the ultra-low power consumption mode to the working mode in response to the secondary control subsystem detecting the interrupt signal of at least one of the plurality of function subsystems or an operation of a user on the external operating device or the preset condition being not met. 9. The system-on-chip as claimed in claim 7 , wherein the secondary control subsystem is connected to an external sensor, and the secondary control subsystem is configured to receive detection data of the external sensor. 10. The system-on-chip as claimed in claim 7 , wherein the preset condition is a system time reaching a preset
by switching off individual functional units in the computer system · CPC title
Power saving in microcontroller unit · CPC title
Monitoring of peripheral devices · CPC title
Monitoring remote activity, e.g. over telephone lines or network connections · CPC title
Monitoring task completion, e.g. by use of idle timers, stop commands or wait commands · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.