Transparent display device and tiled display device including the same

US12310157B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12310157-B2
Application numberUS-202117483727-A
CountryUS
Kind codeB2
Filing dateSep 23, 2021
Priority dateDec 21, 2020
Publication dateMay 20, 2025
Grant dateMay 20, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A transparent display device includes a substrate, a main light emitting diode, a main transmission region, a sub-light emitting diode, a sub-transmission region, and a driving circuit. The substrate includes a main display area and a peripheral area adjacent to the main display area. The main light emitting diode is disposed in the main display area. The main transmission region is disposed in the main display area and adjacent to the main light emitting diode. The sub-light emitting diode is disposed in the peripheral area. The sub-transmission region is disposed in the peripheral area and adjacent to the sub-light emitting diode. The driving circuit is disposed in the peripheral area and overlaps, in a plan view, the sub-light emitting diode.

First claim

Opening claim text (preview).

What is claimed is: 1. A transparent display device comprising: a substrate comprising a main display area and a peripheral area adjacent to the main display area; a main light emitting diode disposed on the substrate and in the main display area; a main transmission region disposed in the main display area and adjacent to the main light emitting diode; a sub-light emitting diode disposed on the substrate and in the peripheral area; a sub-transmission region disposed in the peripheral area and adjacent to the sub-light emitting diode; a driving circuit disposed in the peripheral area and overlapping, in a plan view, the sub-light emitting diode, a main pixel circuit connected to the main light emitting diode, the main pixel circuit being disposed in the main display area; and a sub-pixel circuit connected to the sub-light emitting diode the sub-pixel circuit being disposed in the peripheral area, wherein the driving circuit generates and transmits a scan signal to each of the main pixel circuit and the sub-pixel circuit, and wherein the main light emitting diode and the sub-light emitting diode are included in a same display panel. 2. The transparent display device of claim 1 , further comprising: an extension line connecting the sub-pixel circuit and the sub-light emitting diode, wherein, in the plan view, the extension line does not overlap the sub-transmission region. 3. The transparent display device of claim 2 , wherein: the sub-light emitting diode comprises an anode, an emission layer, and a cathode sequentially stacked; and the extension line extends from the anode. 4. The transparent display device of claim 1 , wherein, in the plan view, the driving circuit does not overlap the sub-pixel circuit. 5. The transparent display device of claim 1 , wherein, in the plan view, the sub-transmission region does not overlap the sub-light emitting diode, the driving circuit, and the sub-pixel circuit. 6. The transparent display device of claim 1 , wherein: a plurality of sub-pixel groups are disposed in the peripheral area; and each of the plurality of sub-pixel groups comprises a sub-transmission region and a sub-light emitting diode. 7. The transparent display device of claim 6 , wherein each of the sub-pixel groups comprises a plurality of sub-light emitting diodes. 8. The transparent display device of claim 7 , wherein a size of the sub-transmission region is larger than a size of the plurality of sub-light emitting diodes. 9. The transparent display device of claim 1 , wherein the transparent display device is comprised of only one display panel. 10. The transparent display device of claim 1 , wherein the main light emitting diode and the sub-light emitting diode are disposed on a same plane in a cross-sectional view. 11. The transparent display device of claim 1 , wherein the driving circuit is comprised of: a scan driver that generates and transmits scan signals to each of the main pixel circuit and the sub-pixel circuit; and a data driver that generates and transmits data signals to each of the main pixel circuit and the sub-pixel circuit.

Assignees

Inventors

Classifications

  • Package configurations · CPC title

  • H10H29/142Primary

    Two-dimensional arrangements, e.g. asymmetric LED layout · CPC title

  • Video wall, i.e. stackable semiconductor matrix display modules (video wall control systems G06F3/1446, G09G2300/026) · CPC title

  • being semiconductor devices, e.g. diodes · CPC title

  • semiconductive, e.g. using light-emitting diodes [LED] · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12310157B2 cover?
A transparent display device includes a substrate, a main light emitting diode, a main transmission region, a sub-light emitting diode, a sub-transmission region, and a driving circuit. The substrate includes a main display area and a peripheral area adjacent to the main display area. The main light emitting diode is disposed in the main display area. The main transmission region is disposed in…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10H29/142. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 20 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).