Methods for driving electro-optic displays
US-9230492-B2 · Jan 5, 2016 · US
US12307988B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12307988-B2 |
| Application number | US-202218069354-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 21, 2022 |
| Priority date | Dec 22, 2021 |
| Publication date | May 20, 2025 |
| Grant date | May 20, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method of driving an electro-optic display including a layer of electro-optic material disposed between a common electrode and a backplane including an array of pixel electrodes, each coupled to a transistor including a source, gate, and drain electrode. The gate electrode is coupled to a gate line, the source electrode is coupled to a scan line, and the drain electrode is coupled to the pixel electrode. A controller provides time-dependent voltages to the gate, scan, and common electrodes, including a common electrode that is the maximum voltage the controller is capable of applying, and a scan line voltage to every pixel that is the maximum voltage the controller is capable of applying. A gate voltage sufficient to activate the pixel transistor to the gate of every pixel transistor is applied, thereby applying voltage potential across the electro-optic material.
Opening claim text (preview).
The invention claimed is: 1. A method of driving an electro-optic display comprising a layer of electro-optic material disposed between a common electrode and a backplane, the backplane including an array of pixel electrodes, wherein each pixel electrode is coupled to a pixel transistor including a source electrode, a gate electrode, and a drain electrode, wherein the gate electrode is coupled to a gate line, the source electrode is coupled to a source line, and the drain electrode is coupled to the pixel electrode, wherein a controller provides time-dependent voltages to the gate line, the source line, and the common electrode, the method of driving comprising: applying a first voltage to the common electrode, wherein the first voltage has a first amplitude that is the maximum voltage the controller is capable of applying to the common electrode; applying a second voltage to the source line of every pixel transistor, wherein the second voltage has a second amplitude that is the maximum voltage the controller is capable of applying to the source line of every pixel transistor, and wherein the second voltage has a polarity opposite of the first voltage; and concurrently applying a high level gate line voltage sufficient to activate the pixel transistor to the gate line of every pixel transistor, thereby applying a third voltage across the electro-optic material, wherein the third voltage is the same voltage applied to all of the pixel electrodes, and wherein the third voltage has a third amplitude sufficient to drive the optical state of the electro-optic display to a first extreme optical state. 2. The method of claim 1 wherein the first voltage has a positive polarity and the second voltage has a negative polarity. 3. The method of claim 1 wherein the first voltage has a negative polarity and the second voltage has a positive polarity. 4. The method of claim 1 wherein the third voltage has a magnitude of substantially 30V. 5. The method of claim 1 wherein the third voltage has a magnitude of substantially 45V. 6. The method of claim 1 wherein the first extreme optical state is one of white and black. 7. The method of claim 1 further comprising: concurrently applying a low level gate line voltage sufficient to deactivate the pixel transistor to the gate line of every pixel transistor; applying a fourth voltage to the common electrode, wherein the fourth voltage has a fourth amplitude that is the maximum voltage the controller is capable of applying to the common electrode; applying a fifth voltage to the source line of every pixel transistor, wherein the fifth voltage has a fifth amplitude that is the maximum voltage the controller is capable of applying to the source line of every pixel transistor, and wherein the fifth voltage has a polarity opposite of the second voltage and the fourth voltage; and concurrently applying the high level gate line voltage sufficient to activate the pixel transistor to the gate line of every pixel transistor, thereby applying a sixth voltage across the electro-optic material, wherein the sixth voltage has a sixth amplitude sufficient to drive the optical state of the electro-optic display to a second extreme optical state. 8. The method of claim 7 wherein the second extreme optical state is one of white and black, and wherein the second extreme optical state is the opposite of the first extreme optical state. 9. The method of claim 7 wherein the sixth voltage has a magnitude of substantially 30V. 10. The method of claim 7 wherein the sixth voltage has a magnitude of substantially 45V. 11. An electro-optic display comprising: a light-transmissive common electrode; a backplane including an array of pixel electrodes; a layer of electro-optic material disposed between the common electrode and the array of pixel electrodes, wherein each pixel electrode is coupled to a pixel transistor including a source electrode, a gate electrode, and a drain electrode, and wherein the gate electrode is coupled to a gate line, the source electrode is coupled to a source line, and the drain electrode is coupled to the pixel electrode; a controller capable of applying time-dependent voltages to the gate line, the source line, and the common electrode, the controller configured to: apply a first voltage to the common electrode, wherein the first voltage has a first amplitude that is the maximum voltage the controller is capable of applying to the common electrode; apply a second voltage to the source line of every pixel transistor, wherein the second voltage has a second amplitude that is the maximum voltage the controller is capable of applying to the source line of every pixel transistor, and wherein the second voltage has a polarity opposite of the first voltage; and concurrently apply a high level gate line voltage sufficient to activate the pixel transistor to the gate line of every pixel transistor, thereby applying a third voltage across the electro-optic material, wherein the third voltage is the same voltage applied to all of the pixel electrodes, and wherein the third voltage has a third amplitude sufficient to drive the optical state of the electro-optic display to a first extreme optical state. 12. The electro-optic display of claim 11 wherein the first voltage has a positive polarity and the second voltage has a negative polarity. 13. The electro-optic display of claim 11 wherein the first voltage has a negative polarity and the second voltage has a positive polarity. 14. The electro-optic display of claim 11 wherein the third voltage has a magnitude of substantially 30V. 15. The electro-optic display of claim 11 wherein the third voltage has a magnitude of substantially 45V. 16. The electro-optic display of claim 11 wherein the first extreme optical state is one of white and black. 17. The electro-optic display of claim 11 wherein the controller is further configured to: concurrently apply a low level gate line voltage sufficient to deactivate the pixel transistor to the gate line of every pixel transistor; apply a fourth voltage to the common electrode, wherein the fourth voltage has a fourth amplitude that is the maximum voltage the controller is capable of applying to the common electrode; apply a fifth voltage to the source line of every pixel transistor, wherein the fifth voltage has a fifth amplitude that is the maximum voltage the controller is capable of applying to the source line of every pixel transistor, and wherein the fifth voltage has a polarity opposite of the second voltage and the fourth voltage; and concurrently apply the high level gate line voltage sufficient to activate the pixel transistor to the gate line of every pixel transistor, thereby applying a sixth voltage across the electro-optic material, wherein the sixth voltage has a sixth amplitude sufficient to drive the optical state of the electro-optic display to a second extreme optical state. 18. The electro-optic display of claim 17 wherein the second extreme optical state is one of white and black, and wherein the second extreme optical state is the opposite of the first extreme optical state. 19. The electro-optic display of claim 17 wherein the sixth voltage has a magnitude of substantially 30V. 20. The electro-optic display of claim 17 wherein the sixth voltage has a magnitude of substantially 45V.
Reduction of after-image effects · CPC title
Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes · CPC title
Details of timing specific for flat panels, other than clock recovery · CPC title
Control of polarity reversal in general, other than for liquid crystal displays · CPC title
Addressing of scan or signal lines · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.