Electrically Programmable Fuse Circuit, Programming Method for Electrically Programmable Fuse, and State Detection Method for Electrically Programmable Fuse
US-2020160926-A1 · May 21, 2020 · US
US12306925B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12306925-B2 |
| Application number | US-202217810885-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 6, 2022 |
| Priority date | Aug 21, 2019 |
| Publication date | May 20, 2025 |
| Grant date | May 20, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method for assembling a computing device including initiating a board management controller of the computing device, the board management controller having at least one fuse, forming data to control a video display operatively connected to the computing device to show an image of a watermark, and modifying the computing device. The method also includes blowing the at least one fuse in response to modifying the computing device and adjusting the watermark in response to blowing the at least one fuse.
Opening claim text (preview).
What is claimed is: 1. A computing device comprising: a processor; a memory; and a baseboard management controller (BMC) operatively connected to the processor, the BMC comprising: a management processor; a one-time programmable fuse; a fuse controller operatively connected to the management processor, the fuse controller providing a voltage to the one-time programmable fuse; and a lifecycle manager operatively connected to the one-time programmable fuse, the lifecycle manager to: determine a state of the one-time programmable fuse, and control display of a watermark on a display device based on the state of the one-time programmable fuse. 2. The computing device of claim 1 , wherein the fuse controller is configured to blow the one-time programmable fuse in response to a modification to the computing device. 3. The computing device of claim 1 , wherein the lifecycle manager is to: determine that the one-time programmable fuse has been blown, and remove display of the watermark from the display device based on determining that the one-time programmable fuse has been blown. 4. The computing device of claim 1 , wherein the BMC is to disable the computing device based on determining that the one-time programmable fuse has not been blown. 5. The computing device of claim 1 , further comprising a plurality of one-time programmable fuses. 6. The computing device of claim 5 , wherein each of the plurality of one-time programmable fuses corresponds to a respective different phase of a plurality of phases of a manufacturing process. 7. The computing device of claim 4 , wherein the BMC is to disable the computing device by preventing the computing device from accessing a network. 8. The computing device of claim 4 , wherein the BMC is to disable the computing device by resetting the computing device. 9. The computing device of claim 4 , wherein the BMC is to disable the computing device by turning off the computing device. 10. The computing device of claim 1 , wherein the watermark is overlaid over another image on the display device. 11. The computing device of claim 5 , wherein the lifecycle manager is to: determine an order of blowing of the plurality of one-time programmable fuses, and based on detecting that the order of the blowing of the plurality of one-time programmable fuses is incorrect, maintain the display of the watermark on the display device. 12. The computing device of claim 11 , wherein the lifecycle manager is to: based on detecting that the order of the blowing of the plurality of one-time programmable fuses is correct, remove the watermark from being displayed by the display device. 13. The computing device of claim 5 , wherein the lifecycle manager is to: change a watermark displayed on the display device after each fuse of the plurality of one-time programmable fuses is blown. 14. A computing device comprising: a device processor; and a controller coupled to the device processor, the controller comprising: a one-time programmable fuse; and a controller processor to determine a state of the one-time programmable fuse, and control display of a watermark on a display device based on the state of the one-time programmable fuse. 15. The computing device of claim 14 , wherein the controller processor is to determine that the one-time programmable fuse has been blown, and remove display of the watermark from the display device based on determining that the one-time programmable fuse has been blown. 16. The computing device of claim 14 , wherein the controller processor is to determine that the one-time programmable fuse has not been blown, and maintain the display of the watermark on the display device based on determining that the one-time programmable fuse has not been blown. 17. The computing device of claim 14 , wherein the controller comprises a plurality of one-time programmable fuses. 18. The computing device of claim 17 , wherein the controller processor is to: determine an order of blowing of the plurality of one-time programmable fuses, and based on detecting that the order of the blowing of the plurality of one-time programmable fuses is incorrect, maintain the display of the watermark on the display device. 19. The computing device of claim 17 , wherein the controller processor is to: change a watermark displayed on the display device after each fuse of the plurality of one-time programmable fuses is blown.
Image watermarking · CPC title
Operating or release mechanisms · CPC title
in application-specific integrated circuits [ASIC] or field-programmable devices, e.g. field-programmable gate arrays [FPGA] or programmable logic devices [PLD] · CPC title
Anti-tamper · CPC title
Digital output to display device {; Cooperation and interconnection of the display device with other functional units} · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.