Memory device for generating pulse amplitude modulation-based dq signal and memory system including the same
US-2022076716-A1 · Mar 10, 2022 · US
US12294818B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12294818-B2 |
| Application number | US-202318294107-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 13, 2023 |
| Priority date | May 4, 2022 |
| Publication date | May 6, 2025 |
| Grant date | May 6, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An optical network unit may include a light sensitive unit suitable for receiving NRZ and/or PAM signals effectively. The optical network unit may include a laser transmission unit for providing NRZ and/or PAM signals effectively.
Opening claim text (preview).
The invention claimed is: 1. An optical network unit for a passive optical network comprising: (a) a light sensitive diode suitable to sense light from a passive optical network and provide a first output in response thereto; (b) a transimpedance amplifier that receives said first output and provides a second output in response thereto; (c) a switch selectively providing said second output to a first amplifier or a second amplifier; (d) said first amplifier receiving said second output and amplifying said second output based upon a limiting amplifier to provide a limited amplified output; (e) said second amplifier receiving said second output and amplifying said second output based upon a non-limiting amplifier to provide a non-limited amplified output; (f) a processor selectively receiving either of said limited amplified output and said non-limited amplified output for subsequent processing; (g) wherein said first output is current signal, wherein said second output is a voltage signal, wherein said switch is programmable between said first amplifier and said second amplifier, wherein when said second output is a NRZ signal it is provided to said first amplifier, wherein when said second output is a PAM signal it is provided to said second amplifier, wherein non-limited amplifier is a substantially linear amplifier, wherein an output from said first amplifier is deserialized, wherein an output from said second amplifier is deserialized.
Receivers · CPC title
Combination of different modulation schemes · CPC title
to control the modulator DC bias · CPC title
using direct modulation · CPC title
Provisions for optical access or distribution networks, e.g. Gigabit Ethernet Passive Optical Network (GE-PON), ATM-based Passive Optical Network (A-PON), PON-Ring · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.