Pulsed dc source for high power impulse magnetron sputtering physical vapor deposition of dielectric films and methods of application
US-2019127842-A1 · May 2, 2019 · US
US12288670B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12288670-B2 |
| Application number | US-202217684911-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 2, 2022 |
| Priority date | Mar 2, 2021 |
| Publication date | Apr 29, 2025 |
| Grant date | Apr 29, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A vapor deposition system and methods of operation thereof are disclosed. The vapor deposition system includes a vacuum chamber; a dielectric target within the vacuum chamber, the dielectric target having a front surface and a thickness; a substrate support within the vacuum chamber, the substrate support having a front surface spaced from the front surface of the dielectric target to form a process gap; and a signal generator connected to the dielectric target to generate a plasma in the vacuum chamber, the signal generator comprises a power source, the power source configured to prevent charge accumulation in the dielectric target. The method includes applying power to a dielectric target within a vacuum chamber to generate a plasma in a process gap between the dielectric target and a substrate support and pulsing the power applied to the dielectric target to prevent charge accumulation.
Opening claim text (preview).
What is claimed is: 1. A method of depositing a dielectric film in a high aspect ratio feature of a semiconductor substrate, the method comprising: applying power to a dielectric target within a vacuum chamber to generate a plasma in a process gap between the dielectric target and a substrate support, the power being a pulsed DC power having pulsed DC waveform, the pulsed DC waveform comprising a plurality of ON pulses and a plurality of OFF pulses, each of the ON pulses and the OFF pulses independently being in a range of from 1 μs to 50 μs, a voltage of the plurality of ON pulses being in a range of from greater than 9 V to 1500V, the pulsed DC waveform being generated at a frequency in a range of from 10 KHz to 500 kHz, and the pulsed DC waveform having a duty cycle in a range of from greater than 0 to less than 0.6; pulsing the power applied to the dielectric target to prevent charge accumulation; and applying a reverse bias to the substrate support using a reverse bias source, wherein the reverse bias source is AC power, DC power, or RF power, and wherein the reverse bias source is not pulsed, the high aspect ratio feature having a height:width ratio greater than or equal to 10:1. 2. The method of claim 1 , wherein the dielectric target comprises one or more of lead zirconate titanate (PZT), lead magnesium niobate-lead titanate (PMN-PT), aluminium oxide (Al 2 O 3 ) or lithium niobate (LiNbO 3 ). 3. The method of claim 1 , wherein the target is maintained at a temperature in the range of from 0° C. to 60° C. 4. The method of claim 1 , wherein generating the plasma comprises supplying a plasma gas into the process gap. 5. The method of claim 4 , wherein the plasma gas flows from a gas source through a mass flow controller into the process gap. 6. The method of claim 4 , wherein the plasma gas is supplied at a flow rate in the range of from 2 sccm to 100 sccm. 7. The method of claim 4 , wherein the plasma gas maintains a pressure inside the process gap in the range of from 1 milliTorr to 30 milliTorr. 8. The method of claim 4 , wherein the plasma gas comprises one or more of helium (He), neon (Ne), argon (Ar), krypton (Kr) or Xenon (Xe). 9. The method of claim 1 , wherein the substrate comprises glass, sapphire, quartz, SrTiO 3 , LaAlO 3 , silicon (Si), silicon oxide coated silicon, or combinations thereof. 10. The method of claim 1 , wherein the reverse bias is applied in a range of from 0 V to 225 V.
the material having a perovskite structure, e.g. BaTiO3 · CPC title
the material containing two or more metal elements · CPC title
the material containing aluminium, e.g. Al2O3 · CPC title
using physical ablation of a target, e.g. physical vapour deposition or pulsed laser deposition · CPC title
comprising a chamber adapted to a particular process · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.