Digital-to-analog converter (DAC) data generator circuit

US12283970B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12283970-B2
Application numberUS-202318101597-A
CountryUS
Kind codeB2
Filing dateJan 26, 2023
Priority dateJan 27, 2022
Publication dateApr 22, 2025
Grant dateApr 22, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A device having a digital-to-analog converter (DAC) data generator circuit to perform a function upon an event and generate digital DAC data based on the function and the event, and a DAC circuit to generate an analog waveform signal from the digital DAC data.

First claim

Opening claim text (preview).

The invention claimed is: 1. A device, comprising: a digital-to-analog converter (DAC) data generator circuit to: perform a function upon an event; and generate DAC data based on the function and the event; and a DAC circuit to generate an analog waveform signal from the digital DAC data, wherein the function is performed on a digital input data series, wherein: the digital input data series includes a first digital input value and a second digital input value; and generating DAC data comprises performing a mathematical operation on the first digital input value and the second digital input value. 2. The device of claim 1 , wherein the function clones a value of a selectable register and the event comprises an event selected from: (a) a pulse width modulation (PWM) event, (b) a configurable custom logic event, (c) a data signal modulator event, (d) a capture compare PWM event, (e) comparator output (CMP) event, and (f) timer event. 3. The device of claim 2 , wherein the selectable register is a timer count register. 4. The device of claim 2 , wherein the selectable register is an analog-to-digital converter register. 5. The device of claim 2 , wherein the function increments, or decrements, a DAC data register with a selectable value and the event comprises an event selected from: (a) a data signal modulator event; (b) a configurable custom logic event; (c) an input, or output, event; (d) a pulse width modulation event; (e) a timer event; (f) a comparator output (CMP) event; and (g) a clock frequency event. 6. The device of claim 5 , wherein the selectable value is a value stored in an increment or decrement register, a value stored in a timer count register, or a value stored in an analog-to-digital register value. 7. The device of claim 1 , wherein the function increments, or decrements, a DAC data register with a selectable value and the event comprises an event selected from: (a) a data signal modulator event; (b) a configurable custom logic event; (c) an input, or output, event; (d) a pulse width modulation event; (e) a timer event; (f) a comparator output (CMP) event; and (g) a clock frequency event. 8. The device of claim 7 , wherein the selectable value is stored in an increment or decrement register. 9. The device of claim 7 , wherein the selectable value is a timer count register value. 10. The device of claim 7 , wherein the selectable value is an analog-to-digital converter data register value. 11. The device of claim 1 , wherein the analog waveform signal generated from the DAC data is a waveform selected from: a sawtooth waveform signal, a triangular waveform signal, a trapezoidal waveform signal, and a sinusoidal waveform signal. 12. A method, comprising: performing a function upon an event via a digital-to-analog converter (DAC) data generator circuit; generating DAC data based on the function and the event; and generating an analog waveform signal from the DAC data via a DAC circuit, wherein performing the function is on digital input data series wherein the digital input data series includes a first digital input value and a second digital input value; and wherein generating the digital DAC data comprises a performing a mathematical operation on the first digital input value and the second digital input value. 13. The method of claim 12 , wherein performing the function comprises selecting a register and cloning a value of the selected register and the event comprises an event selected from: (a) pulse width modulation (PWM) event, (b) configurable custom logic event, (c) data signal modulator event, (d) capture compare PWM event, (e) comparator output (CMP) event, and (f) timer event. 14. The method of claim 13 , wherein selecting the register comprises selecting a timer count register. 15. The method of claim 13 , wherein selecting the register comprises selecting an analog-to-digital converter register. 16. The method of claim 13 , wherein performing the function comprises selecting a value and incrementing or decrementing a register with the selected value and the event comprises an event selected from: (a) data signal modulator event; (b) configurable custom logic event; (c) input/output event; (d) pulse width modulation event; (e) timer event; (f) comparator output (CMP) event; and (g) clock frequency event. 17. The method of claim 12 , wherein performing the function comprises selecting a value and incrementing or decrementing a register with the selected value and the event comprises an event selected from: (a) data signal modulator event; (b) configurable custom logic event; (c) input/output event; (d) pulse width modulation event; (e) timer event; (f) comparator output (CMP) event; and (g) clock frequency event. 18. The method of claim 17 , wherein selecting the value comprises selecting a value that is stored in an increment or decrement register. 19. The method of claim 17 , wherein selecting the value comprises selecting a timer count register value. 20. The method of claim 17 , wherein selecting the value comprises selecting an analog-to-digital converter register value.

Assignees

Inventors

Classifications

  • Calibration or testing · CPC title

  • by filtering · CPC title

  • H03M1/66Primary

    Digital/analogue converters ({H03M1/001 – } H03M1/10 take precedence) · CPC title

  • G06F1/022Primary

    Waveform generators, i.e. devices for generating periodical functions of time, e.g. direct digital synthesizers (G06F1/025, G06F1/03 take precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12283970B2 cover?
A device having a digital-to-analog converter (DAC) data generator circuit to perform a function upon an event and generate digital DAC data based on the function and the event, and a DAC circuit to generate an analog waveform signal from the digital DAC data.
Who is the assignee on this patent?
Microchip Tech Inc, Microship Tech Incorporated
What technology area does this patent fall under?
Primary CPC classification H03M1/66. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 22 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).