Micro light-emitting diode display driver architecture and pixel structure
US-11699687-B2 · Jul 11, 2023 · US
US12278213B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12278213-B2 |
| Application number | US-202017422220-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 21, 2020 |
| Priority date | Oct 21, 2020 |
| Publication date | Apr 15, 2025 |
| Grant date | Apr 15, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display substrate and a display device are provided. The display substrate includes a backplane including a plurality of pixel regions; and light emitting units arranged in one-to-one correspondence with the plurality of pixel regions. Each light emitting unit includes light emitting sub-units arranged in a plurality of rows and a plurality of columns, each row of light emitting sub-units includes a plurality of light emitting sub-units arranged along a row direction, each column of light emitting sub-units includes one light emitting sub-unit, and orthographic projections of light emitting regions of two adjacent columns of light emitting sub-units on a first straight line extending along a column direction are not overlapped; and in each light emitting unit, there is no gap between orthographic projections of the light emitting regions of the two adjacent columns of light emitting sub-units on a second straight line extending along the row direction.
Opening claim text (preview).
What is claimed is: 1. A display substrate, comprising: a backplane, comprising a plurality of pixel regions; a plurality of light emitting units, arranged in one-to-one correspondence with the plurality of pixel regions, wherein each of the plurality of light emitting units comprises light emitting sub-units arranged in a plurality of rows and a plurality of columns, each row of light emitting sub-units comprises a plurality of light emitting sub-units arranged along a row direction, each column of light emitting sub-units comprises one light emitting sub-unit, and orthographic projections of light emitting regions of two adjacent columns of light emitting sub-units on a first straight line extending along a column direction are not overlapped; and each of the plurality of pixel regions comprises first contact pads arranged in a plurality of rows and a plurality of columns and at least one second contact pad, and the at least one second contact pad is located at one side of the first contact pad away from a center of the each of the plurality of pixel regions, and distributed at an edge of the each of the plurality of pixel regions; each of the plurality of light emitting units comprises a plurality of first electrodes and at least one second electrode located at a same side, and each of the light emitting sub-units comprises one first electrode, at least parts of the plurality of first electrodes are configured to be respectively connected with the first contact pads arranged in the plurality of rows and the plurality of columns, and the second electrode is configured to be connected with the second contact pad; in each of the plurality of light emitting units, the second electrode is a common electrode shared by at least two light emitting sub-units. 2. The display substrate according to claim 1 , wherein the orthographic projections of the light emitting regions of the two adjacent columns of light emitting sub-units on the second straight line are overlapped, or, endpoints, which are close to each other, of the orthographic projections of the light emitting regions of the two adjacent columns of light emitting sub-units on the second straight line coincide. 3. The display substrate according to claim 1 , wherein a distance between light emitting regions of any two light emitting sub-units located in a same row and adjacent to each other is equal. 4. The display substrate according to claim 1 , wherein the light emitting sub-units arranged in the plurality of rows and the plurality of columns comprise N rows of light emitting sub-units, and an orthographic projection of light emitting regions of an n-th row of light emitting sub-units on the second straight line is located between an orthographic projection of light emitting regions of an (n−1)-th row of light emitting sub-units on the second straight line and an orthographic projection of light emitting regions of an (n+1)-th row of light emitting sub-units on the second straight line, or the orthographic projection of the light emitting regions of the n-th row of light emitting sub-units on the second straight line is located between the orthographic projection of the light emitting regions of the (n−1)-th row of light emitting sub-units on the second straight line and an orthographic projection of light emitting regions of a first row of light emitting sub-units on the second straight line, where N>1 and 1<n≤N. 5. The display substrate according to claim 1 , wherein each of the plurality of light emitting units further comprises a plurality of first conductive type semiconductor layers, a second conductive type semiconductor layer and a light emitting layer located between the plurality of first conductive type semiconductor layers and the second conductive type semiconductor layer, the plurality of first conductive type semiconductor layers are respectively connected with the plurality of first electrodes in one-to-one correspondence, and the second conductive type semiconductor layer is connected with the second electrode. 6. The display substrate according to claim 5 , wherein, in each of the plurality of light emitting units, the second electrode is a common electrode shared by the plurality of light emitting sub-units, and the second conductive type semiconductor layer is a continuous film. 7. The display substrate according to claim 6 , wherein, in each of the plurality of light emitting units, each of the plurality of light emitting sub-units comprises a plurality of nano-pillar structures arranged at intervals, each of the plurality of nano-pillar structures at least comprises the light emitting layer, the first conductive type semiconductor layer and the first electrode which are stacked, and the light emitting region of each of the plurality of light emitting sub-units is at least partially overlapped with each of the plurality of first contact pads. 8. The display substrate according to claim 7 , wherein each row of first contact pads comprises a plurality of first contact pads arranged along the row direction, each column of first contact pads comprises one first contact pad, and orthographic projections of two adjacent columns of first contact pads on the first straight line are not overlapped; and in each of the plurality of pixel regions, there is no gap between orthographic projections of the two adjacent columns of first contact pads on the second straight line. 9. The display substrate according to claim 8 , wherein the orthographic projections of the two adjacent columns of first contact pads on the second straight line are overlapped, or, endpoints, which are close to each other, of the orthographic projections of the two adjacent columns of first contact pads on the second straight line coincide. 10. The display substrate according to claim 8 , wherein a distance between any two first contact pads located in a same row and adjacent to each other is equal. 11. The display substrate according to claim 8 , wherein a pitch of the plurality of nano-pillar structures along the row direction is less than a distance between adjacent first contact pads arranged along the row direction. 12. The display substrate according to claim 11 , wherein the magnitude of the pitch along the row direction is in a range from 200 nanometers to 100 micrometers, the distance between adjacent first contact pads arranged along the row direction is in a range from 5 micrometers to 1000 micrometers, and the size of each of the plurality of nano-pillar structures along the row direction is in a range from 100 nanometers to 50 micrometers. 13. The display substrate according to claim 6 , wherein, in each of the plurality of light emitting units, the light emitting layer is a continuous film. 14. The display substrate according to claim 13 , wherein the backplane is located at a light exiting side of the plurality of light emitting units, and a light shielding layer is disposed at least one of between adjacent light emitting units, at a side of the plurality of light emitting units away from the backplane and between adjacent first electrodes. 15. The display substrate according to claim 1 , further comprising: a light splitting device, located at a light exiting side of the plurality of light emitting units, and configured to split light emitted from the plurality of light emitting sub-units into different viewpoint regions. 16. The display substrate according to claim 15 , wherein the backplane comprises a base substrate, the light splitting device comprises a plurality of lenses arranged along the row direction, and an orthographic projection of each of the p
between a chip and a stacked insulating package substrate, interposer or RDL · CPC title
Top-view layouts, e.g. mirror arrays · CPC title
changes in dispositions · CPC title
Multiple bond pads having different sizes · CPC title
Top-view layouts, e.g. mirror arrays · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.