Frame synchronization apparatus for a video signal

US12267154B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12267154-B2
Application numberUS-202318310695-A
CountryUS
Kind codeB2
Filing dateMay 2, 2023
Priority dateNov 9, 2020
Publication dateApr 1, 2025
Grant dateApr 1, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A frame synchronization apparatus according to an embodiment includes a reception unit, a frame memory, a time generation unit, a reception time acquisition unit, a timestamp acquisition unit, and a control unit. The reception unit is configured to receive packet data including video data and a timestamp. The frame memory is configured to store the packet data. The time generation unit is configured to generate a time based on a reference synchronization signal. The reception time acquisition unit is configured to acquire a reception time of packet data satisfying a condition based on the time. The timestamp acquisition unit is configured to acquire a timestamp from the packet data satisfying the condition. The control unit is configured to read packet data from the frame memory in accordance with a variation in a difference between the reception time and a time indicated by the timestamp.

First claim

Opening claim text (preview).

What is claimed is: 1. A frame synchronization apparatus comprising: a reception unit configured to receive packet data including video data and a timestamp; a frame memory configured to store the packet data received by the reception unit; a time generation unit configured to generate a time based on a reference synchronization signal; a reception time acquisition unit configured to acquire a reception time of packet data satisfying a predetermined condition based on the time generated by the time generation unit; a timestamp acquisition unit configured to acquire the timestamp from the packet data satisfying the predetermined condition; and a control unit configured to obtain a difference between the reception time and a time indicated by the timestamp, and read packet data from the frame memory in accordance with a variation in the difference, wherein the video data of one frame is divided into a plurality of consecutive packet data and stored, the packet data includes a marker bit indicating a boundary between frames in a case where subsequent packet data includes video data of another frame, the reception time acquisition unit acquires the reception time of the packet data including the marker bit based on the time generated by the time generation unit, and the timestamp acquisition unit acquires the timestamp from the packet data including the marker bit. 2. The frame synchronization apparatus according to claim 1 , wherein the control unit obtains a difference between the reception time and the time indicated by the timestamp for each of two consecutive frames, and reads packet data from the frame memory in accordance with a variation in difference between the two. 3. The frame synchronization apparatus according to claim 1 , wherein the control unit obtains a difference between the reception time and the time indicated by the timestamp for each of two nonconsecutive frames, and reads packet data from the frame memory in accordance with a variation in difference between the two. 4. The frame synchronization apparatus according to claim 1 , wherein the control unit reads packet data from the frame memory by frame skip or frame repeat in accordance with the variation. 5. A frame synchronization apparatus comprising: a reception unit configured to receive packet data including video data and a sequence number; a frame memory configured to store the packet data received by the reception unit; a time generation unit configured to generate a time based on a reference synchronization signal; a stored number acquisition unit configured to acquire the number of pieces of packet data stored in the frame memory at a predetermined timing based on the time generated by the time generation unit; a sequence number acquisition unit configured to acquire a sequence number from packet data satisfying a predetermined condition; and a control unit configured to read packet data from the frame memory in accordance with a variation in the number of pieces of packet data acquired by the stored number acquisition unit and a variation in the sequence number acquired by the sequence number acquisition unit. 6. The frame synchronization apparatus according to claim 5 , wherein the video data of one frame is divided into a plurality of consecutive packet data and stored, the packet data includes a marker bit indicating a boundary between frames in a case where subsequent packet data includes video data of another frame, the stored number acquisition unit acquires the number of pieces of packet data stored in the frame memory at a timing of a time corresponding to the frame based on the time generated by the time generation unit, and the sequence number acquisition unit acquires a sequence number from the packet data including the marker bit. 7. The frame synchronization apparatus according to claim 6 , wherein the control unit obtains a variation in the number of pieces of packet data acquired by the stored number acquisition unit and a variation in the sequence number acquired by the sequence number acquisition unit for each of two consecutive frames, and reads packet data from the frame memory in accordance with the variation in the number of pieces of packet data and the variation in the sequence number. 8. The frame synchronization apparatus according to claim 6 , wherein the control unit obtains a variation in the number of pieces of packet data acquired by the stored number acquisition unit and a variation in the sequence number acquired by the sequence number acquisition unit for each of two nonconsecutive frames, and reads packet data from the frame memory in accordance with the variation in the number of pieces of packet data and the variation in the sequence number. 9. A frame synchronization apparatus comprising: a reception unit configured to receive packet data including video data and a sequence number; a frame memory configured to store the packet data received by the reception unit; a time generation unit configured to generate a time based on a reference synchronization signal; a sequence number acquisition unit configured to acquire a sequence number from packet data; and a control unit configured to read packet data from the frame memory in accordance with a variation in a sequence number acquired from packet data satisfying a predetermined condition and a variation in a sequence number acquired from packet data received at a timing based on the time generated by the time generation unit. 10. A frame synchronization apparatus comprising: a reception unit configured to receive packet data including video data and a sequence number; a frame memory configured to store the packet data received by the reception unit; a time generation unit configured to generate a time based on a reference synchronization signal; a received number acquisition unit configured to acquire a received number of pieces of packet data at a predetermined timing based on the time generated by the time generation unit; a sequence number acquisition unit configured to acquire a sequence number from packet data satisfying a predetermined condition; and a control unit configured to read packet data from the frame memory in accordance with a variation in the received number of pieces of packet data acquired by the received number acquisition unit and a variation in the sequence number acquired by the sequence number acquisition unit. 11. The frame synchronization apparatus according to claim 5 , wherein the control unit reads packet data from the frame memory by frame skip or frame repeat in accordance with the variation in the number of pieces of packet data and the variation in the sequence number. 12. The frame synchronization apparatus according to claim 1 , further comprising a stamping unit configured to replace a timestamp included in the packet data read by the control unit with a timestamp based on the time. 13. The frame synchronization apparatus according to claim 5 , further comprising a replacement unit configured to renumber the sequence number included in the packet data read by the control unit.

Assignees

Inventors

Classifications

  • Details of the timestamp structure · CPC title

  • External master-clock · CPC title

  • in the session layer [OSI layer 5] · CPC title

  • Parsing or analysis of headers · CPC title

  • Real-time Transport Protocol [RTP] · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12267154B2 cover?
A frame synchronization apparatus according to an embodiment includes a reception unit, a frame memory, a time generation unit, a reception time acquisition unit, a timestamp acquisition unit, and a control unit. The reception unit is configured to receive packet data including video data and a timestamp. The frame memory is configured to store the packet data. The time generation unit is confi…
Who is the assignee on this patent?
Toshiba Kk, Toshiba Infrastructure Systems & Solutions Corp
What technology area does this patent fall under?
Primary CPC classification H04J3/0667. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 01 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).